

MOTOROLA

TMOS Power MOSFET Transistor Device Data

ENERGY EFFICIENCY

DL135/D REV 6

TMOS Power MOSFET Transistor Device Data

- Alphanumeric Index of Part Numbers 1
 - Selector Guide 2
- Introduction to Power MOSFETs Basic Characteristics of Power MOSFETs
 - Data Sheets 4
 - Surface Mount Package Information and Tape and Reel Specifications 5
- Package Outline Dimensions and Footprints 6
 - Distributors and Sales Offices 7

Designer's, SENSEFET, E–FETs, ICePAK, HDTMOS, MiniMOS, SMARTDISCRETES, Thermopad and Thermowatt are trademarks of Motorola, Inc. Burst Mode is a trademark of Linear Technology Corp. Cho–Therm is a registered trademark of Chromerics, Inc. Grafoil is a registered trademark of Union Carbide ISOTOP is a trademark of SGS–THOMSON Microelectronics Kapton is a registered trademark of E.I. Dupont Rubber–Duc is a trademark of AAVID Engineering Sil Pad and Thermal Clad are trademarks of the Bergquist Company Sync–Nut is a trademark of ITW Shakeproof Thermal Clad is a trademark of the Bergquist Company Thermasil is a registered trademark and Thermafilm is a trademark of Thermalloy, Inc. Bourns Knobpot is a registered trademark of Bourns Inc.

TMOS[®] and $\mathbf{M}^{\mathbb{R}}$ are registered trademarks of Motorola, Inc.



TMOS Power MOSFET Transistor Device Data

The information in this book has been carefully reviewed and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of semiconductor devices any license under the patent rights to the manufacturer.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(**) are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 1996 Previous Edition © 1994 "All Rights Reserved" Printed in U.S.A.

Three Ways To Receive Motorola Semiconductor Technical Information

Literature Centers

Printed literature can be obtained from the Literature Centers upon request. For those items that incur a cost, the U.S. Literature Center will accept Master Card and Visa.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Center

P.O. Box 20912 Phoenix, Arizona 85036 Phone: 1–800–441–2447 or 602–303–5454

JAPAN: Nippon Motorola Ltd. 6F Seibu–Butsurvu–Center

3–14–2 Tatsumi Koto–Ku Tokyo 135, Japan Phone: 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po N.T. Hong Kong

Phone: 852-2-666-8333

Mfax[™] - Touch–Tone Fax

Mfax offers access to over 30,000 Motorola documents for faxing to customers worldwide. With menus and voice instruction, customers can request the documents needed, using their own touch–tone telephones from any location, 7 days a week and 24 hours a day. A number of features are offered within the Mfax system, including product data sheets, application notes, engineering bulletins, article reprints, selector guides, Literature Order Forms, Technical Training Information, and HOT DOCS (4–digit code identifiers for currently referenced promotional or advertising material).

INSTRUCTIONS

You will be asked to enter various pieces of information. To enter phone numbers, fax numbers, or hot document numbers simply enter numbers from your touch-tone keypad followed by the pound sign. For example, to enter a fax number, you might enter 6025551212#. (Numeric Input)

To enter combinations of letters and numbers (such as a part number, your first initial, your last name or company name), you must use sequences of two-digit codes to represent all of the letters and numbers. The telephone keypad groups three letters on each key. Numbers are prefixed with a "0". The number "7" would be entered as 07.

Example of Text Input:

The part number MC6530, would be translated as follows:

Text to be entered:	Μ	С	6	5	3	0
Two-digit codes:	61	23	06	05	03	00
When much a far a		h	نمرم املي من	Lan 04 00	00 05 00	00.

When prompted for a part number, you would enter 61 23 06 05 03 00 #

"Q" is the fourth letter on the "7" key, "Z" is the fourth letter on the "9" key, and special characters "--,", "." and "/" are on the "1" key.

We suggest that you translate and write out the required information before starting your call. Then simply enter the pre-translated information.

NOTE: The system will repeat each letter as you enter two-digit codes. Should you make an error, you can reject the entire entry and start over when asked to verify. Entering an "★" will provide you with verbal instructions on entering letters and numbers. During this help information, you may press any key to skip the remaining message and proceed with ordering your fax.

123	123	123
/	АВС	DEF
1	2	3
123	123	123
GHI	JKL	MNO
4	5	6
1234	123	1234
PRSO	ТИV	WXYZ
7	8	9
*	0	#

Should you encounter any problems with this system please contact the system administrator at 602-244-6591.

How to reach us:

Mfax: RMFAX0@email.sps.mot.com –TOUCH–TONE (602) 244–6609 or via the http://Design–NET.com home page, select the Mfax Icon.

Motorola SPS World Marketing Internet Server

Motorola SPS's Electronic Data Delivery organization has set up a World Wide Web Server to deliver Motorola SPS's technical data to the global Internet community. Technical data such as the complete Master Selection Guide along with the OEM North American price book are available on the Internet server with full search capabilities. Other data on the server include abstracts of data books, application notes, selector guides, and textbooks. All have easy text search capability. Ordering literature from the Literature Center is available on line. Other features of Motorola SPS's Internet server include the availability of a searchable press release database, technical training information, with on–line registration capabilities, complete on–line access to the Mfax system for ordering faxes, an on–line technical support form to send technical questions and receive answers through email, information on product groups, full search capabilities of device models, a listing of the Domestic and International sales offices, and links directly to other Motorola world wide web servers. *For more information on Motorola SPS's Internet server you can request* **BR1307/D** from Mfax or the Literature Center.

How to reach us: After accessing the Internet, use the following URL: http://Design—NET.com

Table of Contents

SECTION ONE — Alphanumeric Index of Part Numbers

Alphanumeric Index	1–2
Obsolete Part Numbers Cross Reference	1–3

SECTION TWO — Selector Guide

TMOS Power MOSFETs 2–1
TMOS Power MOSFETs Numbering System 2–2
SO–8 (MiniMOS™) 2–3
Micro8 [™] HDTMOS Products
EZFET — Power MOSFETs with Zener Gate
Protection 2-4
SOT-223 2-4
DPAK
D ² PAK
D ³ PAK
TO-220AB 2-7
TO–247 (Isolated Mounting Hole) 2–8
TO-264
SOT–227B (ISOTOP™) 2–9
SMARTDISCRETES [™] 2–9
IGBT — Insulated Gate Bipolar Transistor 2–10
Power MOS Gate Drivers 2–10

SECTION THREE —

Introduction to Power MOSFETs

Chapter 1: Introduction to Power MOSFETs
Symbols, Terms and Definitions
Basic TMOS Structure, Operation and Physics 3–7
Distinct Advantages of Power MOSFETs 3–10
Chapter 2: Basic Characteristics of Power MOSFETs
Output Characteristics
Basic MOSFET Parameters 3–13
Temperature Dependent Characteristics
Drain-Source Diode 3–15
Chapter 3: The Data Sheet

SECTION FOUR — Data Sheets

MC33153 4–2
MGP20N14CL 4–13
MGP20N35CL 4–15
MGP20N40CL
MGW12N120
MGW12N120D
MGW20N60D
MGW20N120 4–40
MGW30N60
MGY20N120D
MGY25N120
MGY25N120D
MGY30N60D 4–64
MGY40N60
MGY40N60D
MLD1N06CL
MLD2N06CL
MLP1N06CL
MLP2N06CL
MMDF1N05E 4–102

MMDF2C01HD	 			 						4-106	3
MMDF2C02E .	 			 						4–115	5
MMDF2C02HD	 			 						4–123	3
MMDF2C03HD	 			 						4–132	2
MMDF2N02E .	 			 						4–141	
MMDF2P01HD	 			 						4-147	7
MMDF2P02E .	 			 						4–154	ł
MMDF2P02HD	 			 						4–160)
MMDF2P03HD	 			 						4–167	7
MMDF3N02HD	 			 						4-174	1
MMDF3N03HD	 			 						4–181	1
MMDF4N01HD	 			 						4-187	7
MMDF4N017	 •••	•••	•••	 •••	•••	•••	•••	•••		4_194	1
MMET1N10E	 •••	•••	•••	 •••		•••	•••	•••		4_196	\$
MMET2N02EI	 • • •	• • •	•••	 • • •		• • •	• • •	•••		4_202	, ,
	 • • •	•••	•••	 • • •	• • •	• • •	•••	•••		4 202	2
	 • • •	• • •	• • •	 • • •	• • •	• • •	• • •	• • •		4-200	1
	 • • •	• • •	• • •	 • • •	•••	• • •	• • •	•••	• • •	4-214	ł
	 • • •	• • •	• • •	 • • •	•••	• • •	• • •	•••	• • •	4-210)
MMSF2P02E .	 • • •	• • •	•••	 • • •	•••	• • •	• • •	• • •	• • •	4-218	5
MMSF3P02HD	 • • •			 • • •	• • •	• • •		• • •		4-224	ł
MMSF3P02Z .	 			 • • •	• • •			• • •		4–231	
MMSF3P03HD	 			 	• • •			• • •		4–238	3
MMSF4P01HD	 			 						4–245	5
MMSF4P01Z .	 			 						4–252	2
MMSF5N02HD	 			 						4–259)
MMSF5N03HD	 			 						4–266	3
MMSF5N03Z .	 			 						4-273	3
MMSF7N03HD	 			 						4–280)
MPIC2111	 			 						4–287	7
MPIC2112	 			 						4-291	ſ
MPIC2113	 			 						4-295	5
MPIC2117	 			 						4-299)
MPIC2130	 •••	•••	•••	 		•••	•••	•••	•••	4_303	Ś
MPIC2131	 • • •	•••	•••	 		• • •	•••	•••		4_308	ź
MPIC2151	 • • •	• • •	• • •	 • • •		• • •	• • •	• • •		4_312	, X
MTR1N100E	 • • •	• • •	•••	 • • •		• • •	• • •	•••		1_317	,
	 • • •	• • •		 • • •		• • •		• • •		4-317	2
	 • • •	• • •	• • •	 • • •	• • •	• • •	• • •	•••	• • •	4-323))
	 • • •	•••	•••	 • • •	• • •	• • •	• • •	•••		4-028	,
	 • • •	• • •	• • •	 • • •	•••	• • •	• • •	• • •		4-330)
MTB3N100E	 • • •	•••	•••	 • • •	• • •	• • •	• • •	• • •		4-341	-
MTB3N120E	 • • •	•••	• • •	 • • •	• • •	• • •	• • •	•••	• • •	4-347	
MIB4N80E	 • • •	•••		 • • •	• • •	• • •		• • •		4-354	ł
MTB6N60E	 • • •			 • • •	• • •	• • •		• •		4–360)
MTB8N50E	 			 	• • •			• • •		4–366	3
MTB9N25E	 			 				• • •		4–368	3
MTB10N40E	 			 						4–374	ł
MTB15N06V	 			 						4–380)
MTB16N25E	 			 						4–386	3
MTB20N20E	 			 						4-392	2
MTB23P06V	 			 						4–398	3
MTB30N06VL.	 			 						4-404	ł
MTB30P06V	 			 						4-410)
MTB33N10E	 			 						4–41F	3
MTB35N067I	 			 						4-422	>
MTB36N06\/	 			 				• • •	•••	4_42/	1
MTB50P03HD	 • • •	•••	• • •	 • • •	• • •	• • •	• • •	• • •		4_430)
MTR52NI06\/	 • • •			 • • •			• • •	•••	•••	4_127	7
MTRE2NOOV	 • • •	•••	•••	 • • •	• • •	• • •	• • •	•••	•••	4-437	2
MTREENIORT	 • • •	• • •	• • •	 • • •	• • •	• • •	• • •	•••	• • •	4-435	1
	 • • •	• • •		 • • •	• • •			• • •	• • •	4-441	
IVI I BOUINUGHD	 			 						4-443	5

Table of Contents (continued)

SECTION FOUR — Data Sheets (continued)

MTB75N03HDL	. 4–450
MTB75N05HD	. 4–457
MTD1N50E	. 4–464
MTD1N60E	. 4–470
MTD1N80E	. 4–476
MTD1P50E	. 4–482
MTD2N40E	. 4–484
MTD2N50E	. 4–490
MTD3N25E	. 4–496
MTD4N20F	4-502
MTD5N25E	4-508
MTD5P06V	4-514
MTD6N10F	4-520
MTD6N15	. + 020 1_526
MTD6N20E	. 4 -520 1_531
	. 4 -331 1 527
	. 4-007
	. 4-040
	. 4–549
MID12N06EZL	. 4–555
MTD15N06V	. 4–561
MTD15N06VL	. 4–567
MTD20N03HDL	. 4–569
MTD20N06HD	. 4–576
MTD20N06HDL	. 4–583
MTD20N06V	. 4–590
MTD20P03HDL	. 4–592
MTD20P06HDL	. 4–599
MTD2955V	. 4–606
MTD3055V	. 4–608
MTD3055VI	4-614
MTDF1N02HD	4-620
MTDF1N03HD	020 1_628
MTE30N50E	. - 020 1_636
MTE52N50E	4-030 4 642
	. 4-042 1 610
	. 4-040
	. 4-004
	. 4-660
MTP1N60E	. 4–666
MTP1N80E	. 4–672
MTP1N100E	. 4–678
MTP2N40E	. 4–684
MTP2N50E	. 4–690
MTP2N60E	. 4–696
MTP2P50E	. 4–702
MTP3N50E	. 4–708
MTP3N60E	. 4–714
MTP3N100E	. 4–720
MTP3N120E	. 4–726
MTP4N40F	4-733
MTP4N50F	4-735
MTP4N80F	4_741
MTP5N40F	Δ <u>–</u> 747
MTP5P06\/	. - /+/ ∕_752
MTDENIENE	1_750
	. 4-109
	. 4-765
	. 4-//1
MIT PONSUE	. 4–177

MTP9N25E	4–783
MTP10N10E	4–789
MTP10N10EL	4–795
MTP10N40E	4-801
MTP12N10E	4-807
MTP12P10	4-813
MTP15N06\/	4_818
MTP15N06\/I	1_824
MTD16N25E	1 926
MTD20N06V/	4-020
MTP20N00V	4-032
	4-034
	4-840
MTP27N10E	4-846
MTP30N06VL	4–852
MTP30P06V	4–858
MTP33N10E	4–864
MTP35N06ZL	4–870
MTP36N06V	4–872
MTP50P03HDL	4–878
MTP52N06V	4–885
MTP52N06VL	4–887
MTP55N06Z	4–889
MTP60N06HD	4–891
MTP75N03HDI	4-898
MTP75N05HD	4-905
MTP75N06HD	/_Q11
MTD2055\/	1 010
MTD2066\/	4-910
MTP2055V	4-920
MTP3055VL	4-926
MISF1P02HD	4-932
MISF2P02HD	4-940
MISF3N02HD	4-943
MTSF3N03HD	4–951
MTV6N100E	4–959
MTV10N100E	4–965
MTV16N50E	4–971
MTV20N50E	4–977
MTV25N50E	4–983
MTV32N20E	4–989
MTV32N25E	4–995
MTW6N100E	4–1001
MTW7N80F	4-1007
MTW8N60F	4-1013
MTW/10N100E	4_1019
MTW/101100E	1_1075
MTW14N30E	1 1023
	4 1027
	+-1037
MTW24N40E	4-1043
MTW32N20E	4-1049
MTW32N25E	1–1055
MIW35N15E	1–1061
MTW45N10E	4–1067
MTY14N100E	4–1073
MTY16N80E	4–1079
MTY20N50E	4–1085
MTY25N60E	4–1091
MTY30N50E	4–1097
MTY55N20E	4–1103
MTY100N10E	4-1109

SECTION FIVE — Surface Mount Package Information and Tape and Reel Specifications

Surface Mount Package Information	5–2
Power Dissipation for a Surface Mount Device	5–2
Solder Stencil Guidelines	5–3
Soldering Precautions	5–3
Typical Solder Heating Profile	5–4
Footprints for Soldering	5–5
Tape and Reel Specifications	5–6
Ordering Information	5–6
Embossed Tape and Reel Data	5–7

SECTION SIX —

Package Outline Dimensions and Footprints

SECTION SEVEN — Distributors and Sales Offices

Distributors and Sales Offices	 7–2

Section One Alphanumeric Index of Part Numbers

Alphanumeric Index of Part Numbers	1–2
Obsolete Part Numbers Cross Reference	1–3



Alphanumeric Index of Part Numbers

The following index provides you with a quick page number reference for complete data sheets. Contact your local Motorola Sales Office for data sheets not referenced in this index.

Motorola Part Number	Data Sheet Page Number	Motorola Part Number	Data Sheet Page Number	Motorola Part Number	Data Sheet Page Number
MC33153	4-2	MTB1N100F	4-317	MTDF1N02HD	4-620
MGP20N14CI	4–13	MTB2N40F	4-323	MTDF1N03HD	4-628
MGP20N35CI	4-15	MTB2N60E	4-329	MTE30N50E	4-636
MGP20N40CI	4-20	MTB2P50E	4-335	MTE53N50E	4-642
MGW/12N120	4-25	MTB3N100E	4-341	MTE125N20E	4-648
MGW12N120D	4-30	MTB3N120E	4-347	MTE215N10E	4-654
MGW20N60D	4-35	MTB4N80F	4-354	MTP1N50F	4-660
MGW/20N120	4-40	MTB6N60E	4-360	MTP1N60E	4-666
MGW30N60	4-45	MTB8N50E	4-366	MTP1N80E	4-672
MGY20N120D	4-49	MTB9N25E	4-368	MTP1N100F	4-678
MGY25N120	4-54	MTB10N40F	4-374	MTP2N40F	4-684
MGY25N120D	4-59	MTB15N06V	4-380	MTP2N50E	4-690
MGY30N60D	4-64	MTB16N25F	4-386	MTP2N60E	4-696
MGY40N60	4-69	MTB20N20E	4-392	MTP2P50E	4-702
MGY40N60D	4-73	MTB23P06V	4-398	MTP3N50E	4-708
MLD1N06CL	4-78	MTB30N06VI	4-404	MTP3N60E	4-714
MLD2N06CI	4-84	MTB30P06V	4-410	MTP3N100E	4-720
MLP1N06CI	4-90	MTB33N10F	4-416	MTP3N120E	4-726
MLP2N06CI	4-96	MTB35N06ZI	4-422	MTP4N40F	4-733
MMDE1N05E	4-102	MTB36N06V	4-424	MTP4N50E	4-735
MMDF2C01HD	4-106	MTB50P03HDI	4-430	MTP4N80E	4-741
MMDF2C02F	4-115	MTB52N06V	4-437	MTP5N40E	4-747
MMDF2C02HD	4-123	MTB52N06VI	4_439	MTP5P06V	4-753
MMDF2C03HD	4-132	MTB55N067	4-441	MTP6N60E	4-759
MMDF2N02E	4-141	MTB60N06HD	4-443	MTP6P20E	4-765
MMDF2P01HD	4-147	MTB75N03HDI	4-450	MTP7N20E	4-771
MMDF2P02F	4–154	MTB75N05HD	4-457	MTP8N50E	4-777
MMDF2P02HD	4–160	MTD1N50E	4-464	MTP9N25E	4-783
MMDF2P03HD	4–167	MTD1N60E	4-470	MTP10N10E	4–789
MMDF3N02HD	4–174	MTD1N80E	4-476	MTP10N10EI	4-795
MMDF3N03HD	4–181	MTD1P50E	4-482	MTP10N40E	4-801
MMDF4N01HD	4–187	MTD2N40E	4–484	MTP12N10E	4-807
MMDF4N01Z	4–194	MTD2N50E	4-490	MTP12P10	4-813
MMFT1N10E	4–196	MTD3N25E	4-496	MTP15N06V	4-818
MMFT2N02EL	4–202	MTD4N20E	4–502	MTP15N06VL	4-824
MMFT2955E	4–208	MTD5N25E	4–508	MTP16N25E	4-826
MMFT3055V	4–214	MTD5P06V	4–514	MTP20N06V	4-832
MMFT3055VL	4–216	MTD6N10E	4–520	MTP20N20E	4–834
MMSF2P02E	4–218	MTD6N15	4–526	MTP23P06V	4–840
MMSF3P02HD	4–224	MTD6N20E	4–531	MTP27N10E	4-846
MMSF3P02Z	4–231	MTD6P10E	4–537	MTP30N06VL	4–852
MMSF3P03HD	4–238	MTD9N10E	4–543	MTP30P06V	4-858
MMSF4P01HD	4–245	MTD10N10EL	4–549	MTP33N10E	4–864
MMSF4P01Z	4–252	MTD12N06EZL	4–555	MTP35N06ZL	4–870
MMSF5N02HD	4–259	MTD15N06V	4–561	MTP36N06V	4–872
MMSF5N03HD	4–266	MTD15N06VL	4–567	MTP50P03HDL	4–878
MMSF5N03Z	4–273	MTD20N03HDL	4–569	MTP52N06V	4–885
MMSF7N03HD	4–280	MTD20N06HD	4–576	MTP52N06VL	4–887
MPIC2111	4–287	MTD20N06HDL	4–583	MTP55N06Z	4–889
MPIC2112	4–291	MTD20N06V	4–590	MTP60N06HD	4–891
MPIC2113	4–295	MTD20P03HDL	4–592	MTP75N03HDL	4–898
MPIC2117	4–299	MTD20P06HDL	4–599	MTP75N05HD	4–905
MPIC2130	4–303	MTD2955V	4–606	MTP75N06HD	4–911
MPIC2131	4–308	MTD3055V	4–608	MTP2955V	4–918
MPIC2151	4–313	MTD3055VL	4–614	MTP3055V	4–920

ALPHANUMERIC INDEX OF PART NUMBERS (continued)

Motorola Part Number		Data Sheet Page Number	Motorola Part Number
	MTP3055VL	4–926	MTV32N25E
	MTSF1P02HD	4–932	MTW6N100E
	MTSF2P02HD	4–940	MTW7N80E
	MTSF3N02HD	4–943	MTW8N60E
	MTSF3N03HD	4–951	MTW10N100E
	MTV6N100E	4–959	MTW14N50E
	MTV10N100E	4–965	MTW16N40E
	MTV16N50E	4–971	MTW20N50E
	MTV20N50E	4–977	MTW24N40E
	MTV25N50E	4–983	MTW32N20E
	MTV32N20E	4–989	

Motorola Part Number	Data Sheet Page Number
MTW32N25E	4-1055
MTW35N15E	4–1061
MTW45N10E	4–1067
MTY14N100E	4–1073
MTY16N80E	4–1079
MTY20N50E	4–1085
MTY25N60E	4–1091
MTY30N50E	4–1097
MTY55N20E	4–1103
MTY100N10E	4–1109

Obsolete Part Numbers Cross Reference

Old Part Number	New Part Number	Old Part Number	New Part Number]	Old Part Number	New Part Number
Number BUZ11 BUZ71 BUZ71A IRF510 IRF520 IRF530 IRF630 IRF620 IRF630 IRF640 IRF640 IRF720	Number MTP36N06V MTP15N06V MTP15N06V MTP10N10E MTP10N10E MTP12N10E MTP27N10E MTP7N20E MTP20N20E MTP20N20E MTP20N20E MTP20N20E MTP4N40E	Number IRFZ20 MMFT3055E MMFT3055EL MTB15N06E MTB23P06E MTB30N06EL MTB36N06E MTB50N06E MTB50N06EL MTD5P06E MTD5P06E MTD8N06E MTD10N05E	Number MTP15N06V MMFT3055V MMFT3055VL MTB15N06V MTB23P06V MTB30N06VL MTB36N06V MTB50N06V MTB50N06V MTB50N06V MTD5P06V MTD15N06V MTD15N06V		Number MTP8N06E MTP15N05E MTP15N05EL MTP15N06E MTP23P06 MTP30N06EL MTP36N05E MTP50N05E MTP50N05EL MTP50N05EL MTP50N05EL MTP50N05EL MTP50N05EL MTP3055E MTP3055E	Number MTP15N06V MTP15N06V MTP15N06VL MTP15N06V MTP23P06V MTP30N06VL MTP36N06V MTP50N06V MTP50N06VL MTP50N06VL MTP50N06VL MTP50N06VL MTP50N06VL MTP50N06VL MTP3055V MTP3055VI
IRF730 IRF740 IRF820 IRF840	MTP5N40E MTP10N40E MTP3N50E MTP8N50E	MTD2955E MTD3055E MTD3055EL MTP3N25E	MTD2955V MTD3055V MTD3055VL MTP9N25E		MTW20P10 MTW23N25E MTW26N15E MTW54N05E	MTP12P10 MTW32N25E MTW35N15E MTP50N06V

Data Sheet

Page Number

4-995 4-1001 4-1007 4-1013 4-1019 4-1025 4-1031 4-1037 4-1043 4-1049

Section Two TMOS Power MOSFETs Products Selector Guide

In Brief . . .

Motorola continues to build a world class portfolio of TMOS Power MOSFETs with new advances in silicon and packaging technology. The following new advances have been made in the area of silicon technology.

- Additional high voltage devices with voltages up to 1200 volts.
- The new High Cell Density (HDTMOS) Family of standard and Logic Level devices in both N and P-channel are available in SO–8, DPAK and D²PAK surface mount packages and in the industry standard TO-220 package. The following new advances have been made in the area of packaging technology.
- Motorola has added Micro8, SO-8 (MiniMOS) and SOT-223 packages to the surface mount portfolio.
- New High Power packages capable of housing very large die and higher power dissipation are now available in the TO-264 (TO-3PBL) and SOT-227B (ISOTOP) packages.

Table of Contents



TMOS Power MOSFETs Numbering System

Wherever possible, Motorola has used the following numbering systems for TMOS power MOSFET products.





SO–8 (MiniMOS™)

V(BR)DSS		R _{DS(on)} @ V _{GS}		ID			D- (3)
(V)	10 V (mΩ)	4.5 V (mΩ)	2.7 V (mΩ)	(A)	Device (5)	Package Type	(Watts) Max
Table 1. SO-8							
50	300	500	—	1.5	MMDF1N05E	SO–8	2.0
40	80	100	—	3.4	MMDF3N04HD	SO–8	2.0
30	28 40 70 70/200(11)	40 50 75 75/300	 	8 5 2.8 2	MMSF7N03HD MMSF5N03HD MMDF3N03HD MMDF2C03HD	SO-8 SO-8 SO-8 SO-8 SO-8	2.5 2.5 2.0 2.0
20	25 90 100 90/160(11) 100/250(11)	40 100 200 100/180(11) 200/400(11)		5 3 2 2 2 2	MMSF5N02HD MMDF3N02HD MMDF2N02E MMDF2C02HD MMDF2C02E	SO-8 SO-8 SO-8 SO-8 SO-8 SO-8	2.5 2.0 2.0 2.0 2.0
12 Table 2. SO–8	— — — P–Channel	45 45/180	55 55/220(11)	4 2	MMDF4N01HD MMDF2C01HD	SO–8 SO–8	2.0 2.0

30	100	110	_	3	MMSF3P03HD	SO-8	2.5
	200	300	_	2	MMDF2P03HD	SO–8	2.0
20	75	95	_	3	MMSF3P02HD	SO-8	2.5
	160	180	_	2	MMDF2P02HD	SO–8	2.0
	250	400	—	2	MMDF2P02E	SO–8	2.0
	250	400	_	2	MMSF2P02E	SO-8	2.0
12	_	100	110	4	MMSF4P01HD	SO-8	2.5
	—	180	220	2	MMDF2P01HD	SO-8	2.0

(3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint.
(5) Available in tape and reel only — R1 suffix = 500/reel, R2 suffix = 2500/reel.
(11) N-Channel/P-Channel RDS(on)

Micro8[™] HDTMOS Products

V(BR)DSS (Volts) Min	RDS(on) (mΩ) @ Max	VGS ② (Volts)	I _D (cont) Amps	Device	Product Description				
Table 3. N-Chann	Fable 3. N–Channel and P–Channel								
20	190	2.7	2	MTSF1P02HD	Single P–Channel				
	200		1.5	MTDF1N02HD	Dual N-Channel				
30	75	4.5	3	MTSF3N03HD	Single N-Channel				
	225		1.5	MTDF1N03HD	Dual N-Channel				

EZFET™ — Power MOSFETs with Zener Gate Protection

V(BR)DSS (Volts)		RDS(on) (mΩ) Max	@	V _{GS} (Volts)	I _D (cont)		V _{GS} (Volts)		P _D (3) (Watts)
Min	Description	10 V	4.5 V	2.7 V	Amps	Device	Max	Package	Max
Table 4. SO-	Table 4. SO–8 — N–Channel								
20	Single N–Channel		22	27	6	MMSF6N02Z	±10	SO–8	1.6
30	Single N–Channel	35	30	—	5	MMSF5N03Z	± 15		
50	Dual N–Channel	300	500	—	2	MMDF2N05Z			
60	N-Channel	18	—	—	55	MTP55N06Z	±20	TO-220	136
						MTB55N06Z		D ² PAK	3
		26	28	_	35	MTP35N06ZL	± 15	TO-220	94
						MTB35N06ZL		D ² PAK	3

SOT-223

V(BR)DSS (Volts) Min	RDS(on) (Ohms) (Max	ID (Amps)	Device(12)	I _D (cont) Amps	P _D (1) (Watts) Max		
Table 5. SOT–223 —	N–Channel						
100	0.30	0.5	MMFT1N10E	1	0.8(3)		
60	0.14	0.75	MMFT3055VL ⁽²⁾	1.5			
	0.13	0.85	MMFT3055V	1.7			
20	0.15	1	MMFT2N02EL ⁽²⁾	2			
Table 6. SOT–223 — P–Channel							
60	0.30	0.6	MMFT2955E	1.2	0.8(3)		

(1) $T_{C} = 25^{\circ}C$ (2) Indicates logic level (3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint. (12) Available in tape and reel only — T1 suffix = 1000/reel, T3 suffix = 4000/reel.

DPAK

Table 7. DPAK — N–Channel

800	12	0.5	MTD1N80E	1	1.75(3)
600	8	0.5	MTD1N60E	1	
500	5	0.5	MTD1N50E	1	
	3.60	1	MTD2N50E	2	
400	3.50	1	MTD2N40E	2	
250	1.40	1.5	MTD3N25E	3	
	1	2.5	MTD5N25E	5	
200	1.5	1.5	MTD3N20E	3	
	1.20	2	MTD4N20E	4	
	0.70	3	MTD6N20E	6	
150	0.30	3	MTD6N15	6	

(1) $T_C = 25^{\circ}C$ (3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint. (4) Available in tape and reel — add T4 suffix to part number.

Devices listed in *bold, italic* are Motorola preferred devices.

(continued)

DPAK (continued)

V(BR)DSS (Volts) Min	RDS(on) (Ohms) Max	ID @ (Amps)	Device (4)	I _D (cont) Amps	P _D (1) (Watts) Max
Table 7. DPAK — N–Cha	nnel (continued)				
100	0.40	3	MTD6N10E	6	1.75(3)
	0.25	4.5	MTD9N10E	9	
	0.22	5	MTD10N10EL	10	
		7	MTD14N10E	14	
60	0.15	4	MTD3055V	8	
	0.18	6	MTD3055VL ⁽²⁾	12	
	0.18	6	<i>MTD12N06EZL</i> ⁽²⁾⁽¹³⁾	12	
	0.12	7.5	MTD15N06V	15	
	0.085	7.5	MTD15N06VL ⁽²⁾	15	
	0.045	10	MTD20N06HD	20	
	0.045	10	<i>MTD20N06HDL</i> ⁽²⁾	20	
	0.080	10	MTD20N06V	20	
30	0.035	10	MTD20N03HDL ⁽²⁾	20	

Table 8. DPAK — P-Channel

500	15.0	0.5	MTD1P50E	1	1.75(3)
100	0.66	3	MTD6P10E	6	
60	0.45	2.5	MTD5P06V	5	
	0.30	6	MTD2955V	12	
	0.15	10	MTD20P06HDL ⁽²⁾	20	
30	0.099	10	<i>MTD20P03HDL</i> ⁽²⁾	19	

(1) $T_C = 25^{\circ}C$ (2) Indicates logic level (3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint. (4) Available in tape and reel — add T4 suffix to part number.

(13) ESD protected to 4 kV.

D2PAK

V(BR)DSS (Volts) Min	RDS(on) (Ohms) (Max	I _D @ (Amps)	Device ⁽⁴⁾	I _D (cont) Amps	P _D (1) (Watts) Max
Table 9. D ² PAK — N–C	hannel		-	-	
1200	5.0	1.5	MTB3N120E	3	2.5(3)
1000	9	0.5	MTB1N100E	1	
	4	1.5	MTB3N100E	3	
800	3	2	MTB4N80E	4	
600	1.20	3	MTB6N60E	6	
	4.16	1	MTB2N60E	2	
500	0.80	4	MTB8N50E	8	
400	3.50	1	MTB2N40E	2	
	0.55	5	MTB10N40E	10	
250	0.50	4.5	MTB9N25E	9	
	0.25	8	MTB16N25E	16	

(1) $T_C = 25^{\circ}C$ (3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint.

(4) Available in tape and reel — add T4 suffix to part number.

Devices listed in *bold, italic* are Motorola preferred devices.

(continued)

D²PAK (continued)

V(BR)DSS (Volts) Min	RDS(on) (Ohms) Max	I _D @ (Amps)	Device(4)	I _D (cont) Amps	P _D (1) (Watts) Max
Table 9. D ² PAK — N–C	hannel (continue	ed)			
200	0.16	10	MTB20N20E	20	2.5(3)
100	0.060	16.5	MTB33N10E	33	
60	0.12	7.5	MTB15N06V	15	
	0.05	15	MTB30N06VL ⁽²⁾	30	
	0.026	17.5	MTB35N06ZL	35	
	0.04	18	MTB36N06V	32	
	0.032	21	MTB50N06VL(2)	42	
	0.028	21	MTB50N06V	42	
	0.024	26	MTB52N06VL ⁽²⁾	52	
	0.018	27.5	MTB55N06Z ⁽¹³⁾	55	
	0.022	26	MTB56N06V	52	
	0.014	30	MTB60N06HD	60	
	0.01	37.5	MTB75N06HD	75	
50	0.0095	37.5	MTB75N05HD	75	
25	0.009	37.5	MTB75N03HDL(2)	75	

Table 10. D²PAK — P–Channel

500	6	1	MTB2P50E	2	2.5(3)
60	0.12	11.5	MTB23P06V	23	
	0.080	15	MTB30P06V	30	
30	0.025	25	MTB50P03HDL ⁽²⁾	50	

(1) T_C = 25°C
(2) Indicates logic level
(3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint.
(4) Available in tape and reel — add T4 suffix to part number.
(13) ESD protected to 4 kV.

D³PAK

V(BR)DSS (Volts) Min	RDS(on) (Ohms) @ Max	I _D (Amps)	Device(4)	I _D (cont) Amps	P _D (1) (Watts) Max

Table 11. D³PAK — N–Channel

1000	1.50	3	MTV6N100E	6	178
	1.30	5	MTV10N100E	10	250
500	0.400	8	MTV16N50E	16	250
	0.240	10	MTV20N50E	20	250
	0.200	12.5	MTV25N50E	25	250
250	0.080	16	MTV32N25E	32	250
200	0.075	16	MTV32N20E	32	180

(1) $T_C = 25^{\circ}C$ (4) Available in tape and reel — add T4 suffix to part number.

TO-220AB

V(BR)DSS (Volts) Min	RDS(on) (Ohms) Max	I _D @ (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
Table 12. TO–220AB —	- N–Channel		•		
1200	5.0	1.5	MTP3N120E	3	125
1000	9	0.5	MTP1N100E	1	75
	4.0	1.5	MTP3N100E	3	125
800	12	1	MTP1N80E	1	48
	3	2	MTP4N80E	4	125
600	8	0.5	MTP1N60E	1	50
	3.80	1	MTP2N60E	2	
	2.20	1.5	MTP3N60E	3	75
	1.20	3	MTP6N60E	6	125
500	5	0.5	MTP1N50E	1	50
	3.60	1	MTP2N50E	2	75
	3	1.5	MTP3N50E	3	50
	1.50	2	MTP4N50E	4	75
	0.80	4	MTP8N50E	8	125
400	3.50	1	MTP2N40E	2	50
	1.80	2	MTP4N40E	4	
	1	2.5	MTP5N40E	5	75
	0.55	5	MTP10N40E	10	125
250	0.5	4.5	MTP9N25E	9	75
	0.25	8	MTP16N25E	16	125
200	0.70	3.5	MTP7N20E	7	75
	0.16	10	MTP20N20E	20	125
100	0.25	5	MTP10N10E	10	75
	0.22	5	MTP10N10EL	10	40
	0.16	6	MTP12N10E	12	75
	0.070	13.5	MTP27N10E	27	125
	0.060	16.5	MTP33N10E	33	150
60	0.18	6	MTP3055VL ⁽²⁾	12	48
	0.15	6	MTP3055V	12	
	0.12	7.5	MTP15N06V	15	60
	0.085	7.5	MTP15N06VL	15	
	0.080	10	MTP20N06V	20	90
	0.05	15	MTP30N06VL ⁽²⁾	30	
	0.026	17.5	MTP35N06ZL	35	94
	0.04	18	MTP36N06V	32	90
	0.032	21	MTP50N06VL(2)	42	150
	0.028	21	MTP50N06V	42	
	0.022	26	MTP52N06V	52	
	0.024	26	MTP52N06VL	52	
	0.018	22.5	MIP55N06Z	55	
	0.014	30	MTP60N06HD	60	
	0.01	37.5	MTP75N06HD	75	
50	0.0095	37.5	MTP75N05HD	75	
25	0.009	37.5	MTP75N03HDL(2)	75	

(1) T_C = 25°C (2) Indicates logic level

TO-220AB (continued)

V _(BR) DSS (Volts) Min	RDS(on) (Ohms) Max	I _D @ (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
Table 13. TO-220AB —	P–Channel				
500	6	1	MTP2P50E	2	75
200	1	3	MTP6P20E	6	
100	0.30	6	MTP12P10	12	88
60	0.45	2.5	MTP5P06V	5	40
	0.30	6	MTP2955V	12	60
	0.12	11.5	MTP23P06V	23	125
	0.08	15	MTP30P06V	30	125
30	0.025	25	<i>MTP50P03HDL</i> ⁽²⁾	50	150

(1) T_C = 25°C (2) Indicates logic level

TO-247 (Isolated Mounting Hole)

V(BR)DSS (Volts) Min	RDS(on) (Ohms) @ Max	I <mark>D</mark> ⊉ (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
Table 14. TO-247	— N–Channel				
1000	1.50	3	MTW6N100E	6	180
	1.30	5	MTW10N100E	10	250
800	1	3.5	MTW7N80E	7	180
600	0.55	4	MTW8N60E	8	180
500	0.40	7	MTW14N50E	14	180
	0.24	10	MTW20N50E	20	250
400	0.24	8	MTW16N40E	16	180
	0.16	12	MTW24N40E	24	250
250	0.08	16	MTW32N25E	32	250
200	0.075	16	MTW32N20E	32	180
150	0.05	17.5	MTW35N15E	35	180
100	0.035	22.5	MTW45N10E	45	180

(1) $T_{C} = 25^{\circ}C$

TO-264

V(BR)DSS (Volts) Min	RDS(on) (Ohms) @ Max	I _D ⊉ (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
Table 15. TO-264 -	– N–Channel		-		
1000	0.80	7	MTY14N100E	14	568
800	0.50	8	MTY16N80E	16	568
600	0.21	12.5	MTY25N60E	25	568
500	0.26	10	MTY20N50E	20	300
	0.15	15	MTY30N50E	30	568
200	0.028	27.5	MTY55N20E	55	568
100	0.011	50	MTY100N10E	100	568

(1) T_C = 25°C

SOT-227B (ISOTOPTM) %

V(BR)DSS (Volts) Min	RDS(on) (Ohms) @ Max	I <mark>D</mark> ⊉ (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
Table 16. SOT-227	'B (ISOTOP)				
500	0.15	15	MTE30N50E	30	250
	0.08	26.5	MTE53N50E	53	460
200	0.015	62.5	MTE125N20E	125	460
100	0.0055	107	MTE215N10E	215	460

 $^{(1)}T_{C} = 25^{\circ}C$

N Indicates UL Recognition — File #E69369

SMARTDISCRETESTM

Table 17. Ignition IGBTs

BV _{CES} (Volts) Clamped	V _{CE(on)} @ 10 A	Device	P _D (1) (Watts) Max	Package
140 V	1.8	MGP20N14CL	150	TO-220AB
350 V	1.8	MGP20N35CL MGB20N35CL	150 2.5(3)(4)	TO–220AB D ² PAK
400 V	1.8	MGP20N40CL MGB20N40CL	150 2.5(3)(4)	TO–220AB D ² PAK

Table 18. TO-220AB

V(BR)DSS (Volts) Min	^R DS(on) (Ohms) Max	I _D (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
60 Clamped Voltage	0.75	1	MLP1N06CL	Current Limited	40
62 Clamped Voltage	0.4	2	MLP2N06CL	Current Limited	40

Table 19. DPAK

V(BR)DSS (Volts) Min	R _{DS(on)} (Ohms) Max	I _D (Amps)	Device	I _D (cont) Amps	P _D (1) (Watts) Max
60 Clamped Voltage	0.75	1	MLD1N06CL	Current Limited	1.75
62 Clamped Voltage	0.4	2	MLD2N06CL	Current Limited	1.75

(1) $T_C = 25^{\circ}C$ (3) Power rating when mounted on an FR-4 glass epoxy printed circuit board with the minimum recommended footprint. (4) Available in tape and reel — add T4 suffix to part number.

IGBT — Insulated Gate Bipolar Transistor

	BVCES	IC90	IC @ 25°C	V _{CE(on)} @ IC90	E _{off} @ IC90	
Device	(V)	(A)	(A)	typ	typ @ 125°C	Package
Table 20. IGBT — N–Cha	annel	-	-	-	-	-
MGP20N60	600	20	32	2.90	1.20	TO-220
MGW20N60D						TO-247
MGW30N60		30	50	2.60	1.80	TO-247
MGY30N60D						TO-264
MGY40N60		40	66	2.60	2.40	TO-264
MGY40N60D						
MGW10N120	1200	12	20	3.10	1.43	TO-247
MGW10N120D						
MGY25N120		25	38	2.90	4.29	TO-264
MGY25N120D						

IC90 = Collector current rating at 90°C case temperature

Power MOS Gate Drivers

Device	Device Description	
Table 21.		
MC33153D	V _{CC} -V _{EE} = 23 V, 1 A Source, 2 A Sink Low Side Driver	8 Pin SOIC
MC33153P	(Can be used as High Side Driver with Opto-coupler)	8 Pin PDIP
MPIC2111D	600 V, 420 mA, Half Bridge Driver	8 Pin SOIC
MPIC2111P		8 Pin PDIP
MPIC2112DW	600 V, 420 mA, Half Bridge Driver	16 Pin SOIC–Wide
MPIC2112P		14 Pin PDIP
MPIC2113DW	600 V, 2 A, Half Bridge Driver	16 Pin SOIC–Wide
MPIC2113P		14 Pin PDIP
MPIC2117D	600 V, 420 mA, High Side Driver	8 Pin SOIC
MPIC2117P		8 Pin PDIP
MPIC2130P	600 V, 420 mA, Three Phase Driver	28 Pin PDIP
MPIC2130FN		44 Pin PLCC (modified)
MPIC2131P	600 V, 420 mA, Three Phase Driver	28 Pin PDIP
MPIC2131FN		44 Pin PLCC (modified)
MPIC2151D	600 V, 210 mA, Self Oscillating, Half Bridge Driver	8 Pin SOIC
MPIC2151P		8 Pin PDIP

Section Three Introduction to Power MOSFETs Basic Characteristics of Power MOSFETs

Table of Contents

Chapter 1: Introduction to Power MOSFETs
Symbols, Terms and Definitions 3–2
Basic TMOS Structure, Operation and Physics 3–7
Distinct Advantages of Power MOSFETs
Chapter 2: Basic Characteristics of Power MOSFETs
Output Characteristics
Basic MOSFET Parameters 3–13
Temperature Dependent Characteristics
Drain-Source Diode 3–15
Chapter 3: The Data Sheet 3–17

Chapter 1: Introduction to Power MOSFETs

Symbols, Terms and Definitions

The following are the most commonly used letter symbols, terms and definitions associated with Power MOSFETs.

Symbol	Term	Definition
C _{ds}	drain-source capacitance	The capacitance between the drain and source terminals with the gate terminal connected to the guard terminal of a three–terminal bridge.
C _{dg}	drain-gate capacitance	The same as C _{rss} – See C _{rss} .
C _{gs}	gate-source capacitance	The capacitance between the gate and source terminals with the drain terminal connected to the guard terminal of a three–terminal bridge.
C _{iss}	short-circuit input capacitance, common-source	The capacitance between the input terminals (gate and source) with the drain short-circuited to the source for alternating current. (Ref. IEEE No. 255)
C _{OSS}	short-circuit output capacitance, common-source	The capacitance between the output terminals (drain and source) with the gate short–circuited to the source for alternating current. (Ref. IEEE No. 255)
C _{rss}	short-circuit reverse transfer capacitance, common-source	The capacitance between the drain and gate terminals with the source connected to the guard terminal of a three-terminal bridge.
9FS	common–source large–signal transconductance	The ratio of the change in drain current due to a change in gate-to-source voltage.
ID	drain current, dc	The direct current into the drain terminal.
I _{D(on)}	on-state drain current	The direct current into the drain terminal with a specified forward gate–source voltage applied to bias the device to the on–state.
IDSS	zero-gate-voltage drain current	The direct current into the drain terminal when the gate-source voltage is zero. This is an on-state current in a depletion-type device, an off-state in an enhancement-type device.
IG	gate current, dc	The direct current into the gate terminal.
IGSS	reverse gate current, drain short-circuited to source	The direct current into the gate terminal of a junction–gate field–effect transistor when the gate terminal is reverse biased with respect to the source terminal and the drain terminal is short–circuited to the source terminal.
IGSSF	forward gate current, drain short-circuited to source	The direct current into the gate terminal of an insulated– gate field–effect transistor with a forward gate–source voltage applied and the drain terminal short–circuited to the source terminal.
IGSSR	reverse gate current, drain short-circuited to source	The direct current into the gate terminal of an insulated– gate field–effect transistor with a reverse gate–source voltage applied and the drain terminal short–circuited to the source terminal.

Symbol	Term	Definition
IS	source current, dc	The direct current into the source terminal.
P _T , P _D	total nonreactive power input to all terminals	The sum of the products of the dc input currents and voltages.
Qg	total gate charge	The total gate charge required to charge the MOSFETs input capacitance to $V_{GS(on)}$.
RDS(on)	static drain-source on-state resistance	The dc resistance between the drain and source terminals with a specified gate–source voltage applied to bias the device to the on state.
$R_{\theta CA}$	thermal resistance, case-to-ambient	The thermal resistance (steady-state) from the device case to the ambient.
$R_{ heta JA}$	thermal resistance, junction-to-ambient	The thermal resistance (steady-state) from the semicon- ductor junction(s) to the ambient.
$R_{\theta JC}$	thermal resistance, junction-to-case	The thermal resistance (steady-state) from the semicon- ductor junction(s) to a stated location on the case.
R _θ JM	thermal resistance, junction-to-mounting surface	The thermal resistance (steady-state) from the semicon- ductor junction(s) to a stated location on the mounting surface.
Τ _Α	ambient temperature or free–air temperature	The air temperature measured below a device, in an environment of substantially uniform temperature, cooled only by natural air convection and not materially affected by reflective and radiant surfaces.
т _С	case temperature	The temperature measured at a specified location on the case of a device.
t _c	turn–off crossover time	The time interval during which drain voltage rises from 10% of its peak off-state value and drain current falls to 10% of its peak on-state value, in both cases ignoring spikes that are not charge-carrier induced.
Тј	channel temperature	The temperature of the channel of a field-effect transistor.
T _{stg}	storage temperature	The temperature at which the device, without any power applied, may be stored.
^t d(off)	turn-off delay time	Synonym for current turn–off delay time (see Note 1)*.
^t d(off)i	current turn–off delay time	The interval during which an input pulse that is switching the transistor from a conducting to a nonconducting state falls from 90% of its peak amplitude and the drain current waveform falls to 90% of its on-state amplitude, ignoring spikes that are not charge-carrier induced.
^t d(off)∨	voltage turn–off delay time	The time interval during which an input pulse that is switching the transistor from a conducting to a noncon- ducting state falls from 90% of its peak amplitude and the drain voltage waveform rises to 10% of its off-state amplitude, ignoring spikes that are not charge-carrier induced.
^t d(on)	turn-on delay time	Synonym for current turn–on delay time (see Note 1)*.
^t d(on)i	current turn–on delay time	The time interval during which can input pulse that is switching the transistor from a nonconducting to a conducting state rises from 10% of its peak amplitude and the drain current waveform rises to 10% of its on–state amplitude, ignoring spikes that are not charge–carrier induced.

Symbol	Term	Definition
^t d(on)v	voltage turn–on delay time	The time interval during which an input pulse that is switching the transistor from a nonconducting to a conducting state rises from 10% of its peak amplitude and the drain voltage waveform falls to 90% of its off–state amplitude, ignoring spikes that are not charge–carrier induced.
tf	fall time	Synonym for current fall time (see Note 1)*.
^t fi	current fall time	The time interval during which the drain current changes from 90% to 10% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
tfv	voltage fall time	The time interval during which the drain voltage changes from 90% to 10% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
toff	turn-off time	Synonym for current turn-off time (see Note 1)*.
^t off(i)	current turn-off time	The sum of current turn–off delay time and current fall time, i.e., $t_d(\mbox{off})i$ + $t_{fi}.$
toff(v)	voltage turn-off time	The sum of voltage turn–off delay time and voltage rise time, i.e., $t_d(\mbox{off})v$ + $t_{\mbox{rv}}$
ton	turn-on time	Synonym for current turn-on time (see Note 1)*.
^t on(i)	current turn-on time	The sum of current turn–on delay time and current rise time, i.e., $t_{d(\text{on})\text{i}}$ + $t_{\text{ri}}.$
t _{on(v)}	voltage turn-on time	The sum of voltage turn–on delay time and voltage fall time, i.e., $t_{d(on)v}$ + t_{fv}
tp	pulse duration	The time interval between a reference point on the leading edge of a pulse waveform and a reference point on the trailing edge of the same waveform.
		Note: The two reference points are usually 90% of the steady-state amplitude of the waveform existing after the leading edge, measured with respect to the steady-state amplitude existing before the leading edge. If the reference points are 50% points, the symbol t_W and term average pulse duration should be used.
tr	rise time	Synonym for current rise time (see Note 1)*.
^t ri	current rise time	The time interval during which the drain current changes from 10% to 90% of its peak on-state value, ignoring spikes that are not charge-carrier induced.
t _{rv}	voltage rise time	The time interval during which the drain voltage changes from 10% to 90% of its peak off-state value, ignoring spikes that are not charge-carrier induced.
tti	current fall time	The time interval following current fall time during which the drain current changes from 10% to 2% of its peak on–state value, ignoring spikes that are not charge–carrier induced.
tw	average pulse duration	The time interval between a reference point on the leading edge of a pulse waveform and a reference point on the trailing edge of the same waveform, with both reference points being 50% of the steady–state amplitude of the waveform existing after the leading edge, measured with respect to the steady–state amplitude existing before the leading edge.
		and term pulse duration should be used.

Symbol	Term	Definition		
V(BR)DSR	drain-source breakdown voltage with (resistance between gate and source)	The breakdown voltage between the drain terminal and the source terminal when the gate terminal is (as indicated by the last subscript letter) as follows:		
		R = returned to the source terminal through a specified resistance.		
V(BR)DSS	gate short-circuited to source	S = short–circuited to the source terminal.		
V(BR)DSV	voltage between gate and source	V = returned to the source terminal through a specified voltage.		
V(BR)DSX	circuit between gate and source	X = returned to the source terminal through a specified circuit.		
V(BR)GSSF	forward gate-source breakdown voltage	The breakdown voltage between the gate and source terminals with a forward gate–source voltage applied and the drain terminal short–circuited to the source terminal.		
V(BR)GSSR	reverse gate-source breakdown voltage	The breakdown voltage between the gate and source terminals with a reverse gate–source voltage applied and the drain terminal short–circuited to the source terminal.		
V _{DD} , V _{GG} V _{SS}	supply voltage, dc (drain, gate, source) voltage	The dc supply voltage applied to a circuit or connected to the reference terminal.		
VDG VDS VGD VGS VSD VSG	drain-to-gate drain-to-source gate-to-drain gate-to-source source-to-drain source-to-gate	The dc voltage between the terminal indicated by the first subscript and the reference terminal indicated by the second subscript (stated in terms of the polarity at the terminal indicated by the first subscript).		
VDS(on)	drain-source on-state voltage	The voltage between the drain and source terminals with a specified forward gate–source voltage applied to bias the device to the on state.		
VGS(th)	gate-source threshold voltage	The forward gate-source voltage at which the magnitude of the drain current of an enhancement-type field-effect transistor has been increased to a specified low value.		
$Z_{\theta JA(t)}$	transient thermal impedance, junction-to-ambient	The transient thermal impedance from the semiconductor junction(s) to the ambient.		
$Z_{\theta JC(t)}$	transient thermal impedance, junction–to–case	The transient thermal impedance from the semiconductor junction(s) to a stated location on the case.		

Note 1: As names of time intervals for characterizing switching transistors, the terms "fall time" and "rise time" always refer to the change that is taking place in the magnitude of the output current even though measurements may be made using voltage waveforms. In a purely resistive circuit, the (current) rise time may be considered equal and coincident to the voltage fall time and the (current) fall time may be considered equal and coincident to the voltage will be equal and coincident. When significant amounts of inductance are present in a circuit, these equalities and coincidences no longer exist, and use of the unmodified terms delay time, fall time, and rise time must be avoided.



Figure 1–1. Waveforms for Resistive–Load Switching



NOTE: V_{clamp} (in a clamped inductive–load switching circuit) or V_{(BR)DSX} (in an unclamped circuit) is the peak off–state voltage excluding spikes.

Figure 1–2. Waveforms for Inductive Load Switching, Turn–Off

Basic TMOS Structure, Operation and Physics

Structures:

Motorola's TMOS Power MOSFET family is a matrix of diffused channel, vertical, metal-oxide-semiconductor power field-effect transistors which offer an exceptionally wide range of voltages and currents with low RDS(on). The inherent advantages of Motorola's power MOSFETs include:

- Nearly infinite static input impedance featuring:
 - Voltage driven input
 - Low input power
 - Few driver circuit components
- Very fast switching times
 - No minority carriers
 - Minimal turn-off delay time
 - Large reversed biased safe operating area
 - High gain bandwidth product
- Positive temperature coefficient of on-resistance
 Large forward biased safe operating area
 - Ease in paralleling
- Almost constant transconductance
- High dv/dt immunity

Motorola's TMOS power MOSFET line is the latest step in an evolutionary progression that began with the conventional small–signal MOSFET and superseded the intermediate lateral double diffused MOSFET (LDMOSFET) and the vertical V–groove MOSFET (VMOSFET).

The conventional small-signal lateral N-channel MOSFET consists of a lightly doped P-type substrate into which two highly doped N⁺ regions are diffused, as shown in Figure 1–3. The N⁺ regions act as source and drain which are separated by a channel whose length is determined by photolithographic constraints. This configuration resulted in long channel lengths, low current capability, low reverse blocking voltage and high R_{DS(on)}.

Two major changes in the small–signal MOSFET structure were responsible for the evolution of the power MOSFET. One was the use of self aligned, double diffusion techniques to achieve very short channel lengths, which allowed higher channel packing densities, resulting in higher current capability and lower $R_{DS(on)}$. The other was the incorporation of a lightly doped N⁺ region between the channel and the N⁺ drain allowing high reverse blocking voltages.

These changes resulted in the lateral double diffused MOSFET power transistor (LDMOS) structure shown in Figure 1–4, in which all the device terminals are still on the top surface of the die. The major disadvantage of this configuration is its inefficient use of silicon area due to the area needed for the top drain contact.



Figure 1–3. Conventional Small–Signal MOSFET has Long Lateral Channel Resulting in Relatively High Drain–to–Source Resistance



Figure 1–4. Lateral Double Diffused MOSFET Structure Featuring Short Channel Lengths and High Packing Densities for Lower On Resistance

The next step in the evolutionary process was a vertical structure in which the drain contact was on the back of the die, further increasing the channel packing density. The initial concept used a V–groove MOSFET power transistor as shown in Figure 1–5. The channels in this device are defined by preferentially etching V–grooves through double diffused N⁺ and P⁻ regions. The requirements of adequate packing density, efficient silicon usage and adequate reverse blocking voltage are all met by this configuration. However, due to its non–planar structure, process consistency and cleanliness requirements resulted in higher die costs.

The cell structure chosen for Motorola's TMOS power MOSFET's is shown in Figure 1–6. This structure is similar to that of Figure 1–4 except that the drain contact is dropped through the N⁻ substrate to the back of the die. The gate structure is now made with polysilicon sandwiched between two oxide layers and the source metal applied continuously over the entire active area. This two layer electrical contact gives the optimum in packing density and maintains the processing advantages of planar LDMOS. This results in a highly manufacturable process which yields low $R_{DS(on)}$ and high voltage product.



Figure 1–5. V–Groove MOSFET Structure Has Short Vertical Channels with Low Drain–to–Source Resistance



Figure 1–6. TMOS Power MOSFET Structure Offers Vertical Current Flow, Low Resistance Paths and Permits Compact Metalization on Top and Bottom Surfaces to Reduce Chip Size

Operation:

Transistor action and the primary electrical parameters of Motorola's TMOS power MOSFET can be defined as follows:

Drain Current, ID:

When a gate voltage of appropriate polarity and magnitude is applied to the gate terminal, the polysilicon gate induces an inversion layer at the surface of the diffused channel region represented by r_{CH} in Figure 1–7 (page A–8). This inversion layer or channel connects the source to the lightly doped region of the drain and current begins to flow. For small values of applied drain–to–source voltage, V_{DS}, drain current increases linearly and can be represented by Equation (1).

(1)
$$I_D \approx \frac{Z}{L} \mu Co [V_{GS}-V_{GS}(th)] V_{DS}$$

As the drain voltage is increased, the drain current saturates and becomes proportional to the square of the applied gate-to-source voltage, V_{GS}, as indicated in Equation (2).

(2)
$$I_D \approx \frac{Z}{2L} \mu Co [V_{GS} - V_{GS}(th)]^2$$

Where μ = Carrier Mobility

Co = Gate Oxide Capacitance per unit area

Z = Channel Width

L = Channel Length

These values are selected by the device design engineer to meet design requirements and may be used in modeling and circuit simulations. They explain the shape of the output characteristics discussed in Chapter 2.

Transconductance, gFS:

The transconductance or gain of the TMOS power MOSFET is defined as the ratio of the change in drain current and an accompanying small change in applied gate-to-source voltage and is represented by Equation (3).

(3)
$$g_{FS} = \frac{\Delta I_D(sat)}{\Delta V_{GS}} = \frac{Z}{L} \mu Co [V_{GS} - V_{GS}(th)]$$

The parameters are the same as above and demonstrate that drain current and transconductance are directly related and are a function of the die design. Note that transconductance is a linear function of the gate voltage, an important feature in amplifier design.

Threshold Voltage, VGS(th)

Threshold voltage is the gate-to-source voltage required to achieve surface inversion of the diffused channel region, (r_{CH} in Figure 1–7) and as a result, conduction in the channel.

As the gate voltage increases the more the channel is "enhanced," or the lower its resistance (r_{CH}) is made, the more current will flow. Threshold voltage is measured at a specified value of current to maintain measurement correlations. A value of 1.0 mA is common throughout the industry. This value is primarily a function of the gate oxide thickness and channel doping level which are chosen during the die design to give a high enough value to keep the device off with no bias on the gate at high temperatures. A minimum value of 1.5 volts at room temperature will guarantee the transistor remains an enhancement mode device at junction temperatures up to 150°C.

On-Resistance, RDS(on):

On–resistance is defined as the total resistance encountered by the drain current as it flows from the drain terminal to the source terminal. Referring to Figure 1–7, R_{DS(on)} is composed primarily of four resistive components associated with:

The Inversion channel, r_{CH} ; the Gate–Drain Accumulation Region, r_{ACC} ; the junction FET Pinch region, r_{JFET} , and the lightly doped Drain Region, r_D , as indicated in Equation (4).

(4) $R_{DS(on)} = r_{CH} + r_{ACC} + r_{JFET} + r_{D}$



Figure 1–7. TMOS Device On–Resistance



Figure 1–8. TMOS Device Parasitic Capacitances

Whereas the channel resistance increases with channel length, the accumulation resistance increases with poly width and the JFET pinch resistance increases with epi resistivity and all three are inversely proportional to the channel width and gate-to-source voltage. The drain resistance is proportional to the epi resistivity, poly width and inversely proportional to channel width. This says that the on-resistance of TMOS power FETs with the thick and high resistivity epi required for high voltage parts will be dominated by rp.

Low voltage devices have thin, low resistivity epi and rCH will be a large portion of the total on-resistance. This is why high voltage devices are "full on" with moderate voltages on the gate, whereas with low voltage devices the on-

resistance continues to decrease as V_{GS} is increased toward the maximum rating of the device.

Note: $R_{DS(on)}$ is inversely proportional to the carrier mobility. This means that the $R_{DS(on)}$ of the P–Channel MOSFET is approximately 2.5 to 3.0 times that of a similar N–Channel MOSFET. Therefore, in order to have matched complementary on characteristics, the Z/L ratio of the P–Channel device must be 2.5–3.0 times that of the N–Channel device. This means larger die are required for P–Channel MOSFET's with the same $R_{DS(on)}$ and same breakdown voltage as an N–Channel device and thus device capacitances and costs will be correspondingly higher.

Breakdown Voltage, V(BR)DSS:

Breakdown voltage or reverse blocking voltage of the TMOS power MOSFET is defined in the same manner as V(BR)CES in the bipolar transistor and occurs as an avalanche breakdown. This voltage limit is reached when the carriers within the depletion region of the reverse biased P–N junction acquire sufficient kinetic energy to cause ionization or when the critical electric field is reached. The magnitude of this voltage is determined mainly by the characteristics of the lightly doped drain region and the type of termination of the die's surface electric field.

Figure 1–9 shows a schematic representation of the cross–section in Figure 1–8 and depicts the bipolar transistor built in the epi layer. Point A shows where the emitter and base of the bipolar is shorted together. This is why V(BR)DSS of the power FET is equal to V(BR)CES of the bipolar. Also note the short brings the base in contact with the source metal allowing the use of the base–collector junction. This is the diode across the TMOS power MOSFET.



Figure 1–9. Schematic Diagram of all the Components of the Cross Section of Figure 1–7

TMOS Power MOSFET Capacitances:

Two types of intrinsic capacitances occur in the TMOS power MOSFET – those associated with the MOS structure and those associated with the P–N junction.

The two MOS capacitances associated with the MOSFET cell are:

Gate–Source Capacitance, C_{gs} Gate–Drain Capacitance, C_{gd}

The magnitude of each is determined by the die geometry and the oxides associated with the silicon gate.

The P–N junction formed during fabrication of the power MOSFET results in the drain–to–source capacitance, C_{ds} . This capacitance is defined the same as any other planar junction capacitance and is a direct function of the channel drain area and the width of the reverse biased junction depletion region.

The dielectric insulator of C_{gs} and C_{gd} is basically a glass. Thus these are very stable capacitors and will not vary with voltage or temperature. If excessive voltage is placed on the gate, breakdown will occur through the glass, creating a resistive path and destroying MOSFET operation.

Optimizing TMOS Geometry:

The geometry and packing density of Motorola's MOSFETs vary according to the magnitude of the reverse blocking voltage.

The geometry of the source site, as well as the spacing between source sites, represents important factors in efficient power MOSFET design. Both parameters determine the channel packing density, i.e.: ratio of channel width per cell to cell area.

For low voltage devices, channel width is crucial for minimizing $R_{DS(on)}$, since the major contributing component of $R_{DS(on)}$ is r_{CH} . However, at high voltages, the major contributing component of resistance is r_D and thus minimizing $R_{DS(on)}$ is dependent on maximizing the ratio of active drain area per cell to cell area. These two conditions for minimizing $R_{DS(on)}$ cannot be met by a single geometry pattern for both low and high voltage devices.

Distinct Advantages of Power MOSFETs

Power MOSFETs offer unique characteristics and capabilities that are not available with bipolar power transistors. By taking advantage of these differences, overall systems cost savings can result without sacrificing reliability.

Speed

Power MOSFETs are majority carrier devices, therefore their switching speeds are inherently faster. Without the minority carrier stored base charge common in bipolar transistors, storage time is eliminated. The high switching speeds allow efficient switching at higher frequencies which reduces the cost, size and weight of reactive components.

MOSFET switching speeds are primarily dependent on charging and discharging the device capacitances and are essentially independent of operating temperature.

Input Characteristics

The gate of a power MOSFET is electrically isolated from the source by an oxide layer that represents a dc resistance greater than 40 megohms. The devices are fully biased–on with a gate voltage of 10 volts. This significantly simplifies the drive circuits and in many instances the gate may be driven directly from logic integrated circuits such as CMOS and TTL to control high power circuits directly.

Since the gate is isolated from the source, the drive requirements are nearly independent of the load current. This reduces the complexity of the drive circuit and results in overall system cost reduction.

Safe Operating Area

Power MOSFETs, unlike bipolars, do not require derating of power handling capability as a function of applied voltage.

The phenomena of second breakdown does not occur within the ratings of the device. Depending on the application, snubber circuits may be eliminated or a smaller capacitance value may be used in the snubber circuit. The safe operating boundaries are limited by the peak current ratings, breakdown voltages and the power capabilities of the devices.

On–Voltage

The minimum on–voltage of a power MOSFET is determined by the device on–resistance $R_{DS(on)}$. For low voltage devices the value of $R_{DS(on)}$ is extremely low, but with high voltage devices the value increases. $R_{DS(on)}$ has a positive temperature coefficient which aids in paralleling devices.

Examples of Advantages Offered by MOSFETs

High Voltage Flyback Converter

An obvious way of showing the advantages of power MOSFETs over bipolars is to compare the two devices in the same system. Since the drive requirements are not the same, it is not a question of simply replacing the bipolar with the FET, but one of designing the respective drive circuits to produce an equivalent output, as described in Figures 1–10 and 1–11.

For this application, a peak output voltage of about 700 V driving a 30 k Ω load (P_O(pk) \approx 16 W) was required. With the component values and timing shown, the inductor/device current required to generate this flyback voltage would have to ramp up to about 3.0 A.



Figure 1–10. TMOS Output Stage



Figure 1–11. Bipolar Driver and Output Stage



Figure 1–10 shows the TMOS version. Because of its high input impedance, the FET, an MTP4N80E, can be directly driven from the pulse width modulator. However, the PWM output should be about 15 volts in amplitude and for relatively fast FET switching be capable of sourcing and sinking 100 mA. Thus, all that is required to drive the FET is a resistor or two. The peak drain current of 3.2 A is within the MTP4N80E pulsed current rating of 18.0 A (4.0 A continuous), and the turn–off load line of 3.2 A, 700 V is well within the Switching SOA (18.0 A/800 V) of the device. Thus, the circuit demonstrates the advantages of TMOS:

- High input impedance
- Fast Switching
- No Second breakdown

Compare this circuit with the bipolar version of Figure 1-11.

To achieve the output voltage, using a high voltage Switchmode MJ8505 power transistor, requires a rather complex drive circuit for generating the proper I_{B1} and I_{B2} . This circuit uses three additional transistors (two of which are power transistors), three Baker clamp diodes, eleven passive components and a negative power supply for generating an offbias voltage. Also, the RBSOA capability of this device is only 3.0 A at 900 V and 4.7 A at 800 V, values below the 18.0 A/800 V rating of the MOSFET. A detailed description of these circuits is shown in Chapter 8, Switching Power Supplies.



Figure 1–12. TMOS Version

Figure 1–13. Bipolar Version



20 kHz Switcher

An example of MOSFET advantage over bipolar that illustrates its superior switching speed is shown in the power output section of Figures 1–12 and 1–13. In addition to the drive simplicity and reduced component count, the faster switching speed offers better circuit efficiency. For this 35 W switching regulator, using the same small heatsink for either device, a case temperature rise of only 18°C was measured for the MTP4N50E power MOSFET compared to a 46°C rise for the MJE13005 bipolar transistor. Although the saturation losses were greater for the TMOS, its lower switching losses predominated, resulting in a more efficient switching device.

In general, at low switching frequencies, where static losses predominate, bipolars are more efficient. At higher frequencies, above 50 kHz, the power MOSFETs are more efficient.

Chapter 2: Basic Characteristics of Power MOSFETs

Output Characteristics

Perhaps the most direct way to become familiar with the basic operation of a device is to study its output characteristics. In this case, a comparison of the MOSFET characteristics with those of a bipolar transistor with similar ratings is in order, since the curves of a bipolar device are almost universally familiar to power circuit design engineers.

As indicated in Figures 2–1 and 2–2, the output characteristics of the power MOSFET and the bipolar transistor can be divided similarly into two basic regions. The figures also show the numerous and often confusing terms assigned to those regions. To avoid possible confusion, this section will refer to the MOSFET regions as the "on" (or "ohmic") and "active" regions and bipolar regions as the "saturation" and "active" regions.



POWER MOSFET

Figure 2–1. ID–VDS Output Characteristics of a Power MOSFET. Region A is Called the Ohmic, On, Constant Resistance or Linear Region. Region B is Called the Active, Constant Current, or Saturation Region. BIPOLAR POWER TRANSISTOR



Figure 2–2. IC–VCE Output Characteristics of a Bipolar Power Transistor. Region A is the Saturation Region. Region B is the Linear or Active Region.

One of the three obvious differences between Figures 2–1 and 2–2 is the family of curves for the power MOSFET is generated by changes in gate voltage and not by base current variations. A second difference is the slope of the curve in the bipolar saturation region is steeper than the slope in the ohmic region of the power MOSFET indicating that the on–resistance of the MOSFET is higher than the effective on–resistance of the bipolar.

The third major difference between the output characteristics is that in the active regions the slope of the bipolar curve is steeper than the slope of the TMOS curve, making the MOSFET a better constant current source. The limiting of ID is due to pinch–off occurring in the MOSFET channel.

Basic MOSFET Parameters

On–Resistance

The on-resistance, or RDS(on), of a power MOSFET is an important figure of merit because it determines the amount of current the device can handle without excessive power dissipation. When switching the MOSFET from off to on, the drain-source resistance falls from a very high value to RDS(on), which is a relatively low value. To minimize RDS(on) the gate voltage should be large enough for a given drain current to maintain operation in the ohmic region. Data sheets usually include a graph, such as Figure 2-3, which relates this information. As Figure 2-4 indicates, increasing the gate voltage above 12 volts has a diminishing effect on lowering on-resistance (especially in high voltage devices) and increases the possibility of spurious gate-source voltage spikes exceeding the maximum gate voltage rating of 20 volts. Somewhat like driving a bipolar transistor deep into saturation, unnecessarily high gate voltages will increase turn-off time because of the excess charge stored in the input capacitance. All Motorola TMOS FETs will conduct the rated continuous drain current with a gate voltage of 10 volts.

As the drain current rises, especially above the continuous rating, the on-resistance also increases. Another important relationship, which is addressed later with the other temperature dependent parameters, is the effect that temperature has on the on-resistance. Increasing T_J and I_D both effect an increase in R_{DS(on)} as shown in Figure 2–5.

Transconductance

Since the transconductance, or gFS, denotes the gain of the MOSFET, much like beta represents the gain of the bipolar transistor, it is an important parameter when the device is operated in the active, or constant current, region. Defined as the ratio of the change in drain current corresponding to a change in gate voltage (gFS = dID/dVGS), the transconductance varies with operating conditions as seen in Figure 2–6. The value of gFS is determined from the active portion of the VDS–ID transfer characteristics where a change in VDS no longer significantly influences gFS. Typically the transconductance rating is specified at half the rated continuous drain current and at a VDS of 15 V.


Current and Temperature

For designers interested only in switching the power MOSFET between the on and off states, the transconductance is often an unused parameter. Obviously when the device is switched fully on, the transistor will be operating in its ohmic region where the gate voltage will be high. In that region, a change in an already high gate voltage will do little to increase the drain current; therefore, g_{FS} is almost zero.

Threshold Voltage

Threshold Voltage, $V_{GS(th)}$, is the lowest gate voltage at which a specified small amount of drain current begins to flow. Motorola normally specifies $V_{GS(th)}$ at an I_D of one milliampere. Device designers can control the value of the threshold voltage and target $V_{GS(th)}$ to optimize device performance and practicality. A low threshold voltage is desired so the TMOS FET can be controlled by low voltage chips such as CMOS and TTL. A low value also speeds switching because less current needs to be transferred to charge the parasitic input capacitances. But the threshold voltage can be too low if noise can trigger the device. Also, a positive–going voltage transient on the drain can be coupled to the gate by the gate–to–drain parasitic capacitances and can cause spurious turn–on of a device with a low VGS(th).

Temperature Dependent Characteristics RDS(on)

versus VGS

Junction temperature variations and their effect on the onresistance, $R_{DS(on)}$, should be considered when designing with power MOSFETs. Since $R_{DS(on)}$ varies approximately linearly with temperature, power MOSFETs can be assigned temperature coefficients that describe this relationship.

Figure 2–7 shows that the temperature coefficient of $R_{DS(on)}$ is greater for high voltage devices than for low voltage MOSFETs. A graph showing the variation of $R_{DS(on)}$ with junction temperature is shown on most data sheets, Figure 2–5.

Switching Speeds are Constant with Temperature

High junction temperatures emphasize one of the most desirable characteristics of the MOSFET, that of low dynamic or switching losses. In the bipolar transistor, temperature increases will increase switching times, causing greater dynamic losses. On the other hand, thermal variations have little effect on the switching speeds of the power MOSFET. These speeds depend on how rapidly the parasitic input capacitances can be charged and discharged. Since the magnitudes of these capacitances are essentially temperature invariant, so are the switching speeds. Therefore, as temperature increases, the dynamic losses in a MOSFET are low and remain constant, while in the bipolar transistors the switching losses are higher and increase with junction temperature.

Drain–To–Source Breakdown Voltage

The drain-to-source breakdown voltage is a function of the thickness and resistivity of a device's N-epitaxial region. Since that resistivity varies with temperature, so does V(BR)DSS. As Figure 2–8 indicates, a 100°C rise in junction temperature causes a V(BR)DSS to increase by about 10%. However, it should also be remembered that the actual V(BR)DSS falls at the same rate as TJ decreases.



Figure 2–7. The Influence of Junction Temperature on On–Resistance Varies with Breakdown Voltage

Threshold Voltage

The gate voltage at which the MOSFET begins to conduct, the gate-threshold voltage, is temperature dependent. The variation with T_J is linear as shown on most data sheets. Having a negative temperature coefficient, the threshold voltage falls about 10% for each 45°C rise in the junction temperature.



Junction Temperature

Importance of T_{J(max)} and Heat Sinking

Two of the packages that commonly house the TMOS die are the TO–220AB and the TO–204. The power ratings of these packages range from 40 to 250 watts depending on the die size and the type of materials used in construction. These ratings are nearly meaningless, however, unless some heat sinking is provided. Without heat sinking the TO–204 and the TO–220 can dissipate only about 4.0 and 2.0 watts respectively, regardless of the die size.

Because long term reliability decreases with increasing junction temperature, T_J should not exceed the maximum rating of 150°C. Steady–state operation above 150°C also invites abrupt and catastrophic failure if the transistor experiences additional transient thermal stresses. Excluding the possibility of thermal transients, operating below the rated junction temperature can enhance reliability. A T_J(max) of 150°C is normally chosen as a safe compromise between long term reliability and maximum power dissipation.

In addition to increasing the reliability, proper heat sinking can reduce static losses in the power MOSFET by decreasing the on-resistance. $R_{DS(on)}$, with its positive temperature coefficient, can vary significantly with the quality of the heat sink. Good heat sinking will decrease the junction temperature, which further decreases $R_{DS(on)}$ and the static losses.

Drain–Source Diode

Inherent in most power MOSFETs, and all TMOS transistors, is a "parasitic" drain–source diode. Figure 2–9, the illustration of cross section of the TMOS die, shows the P–N junction formed by the P–well and the N–Epi layer. Because of its extensive junction area, the current ratings of the diode are the same as the MOSFET's continuous and pulsed current ratings. For the N–Channel TMOS FET shown in Figure 2–10, this diode is forward biased when the source is at a positive potential with respect to the drain. Since the diode may be an important circuit element, Motorola Designer's Data Sheets specify typical values of the forward on–voltage, forward turn–on and reverse recovery time. The forward characteristic of the drain–source diode of a TMOS power MOSFET is shown in Figure 2–11.



Figure 2–9. Cross Section of TMOS Cell



Figure 2–10. N–Channel Power MOSFET Symbol Including Drain–Source Diode

Most rectifiers, a notable exception being the Schottky diode, exhibit a "reverse recovery" characteristic as depicted in Figure 2–12. When forward current flows in a standard diode, a carrier gradient is formed in the high resistivity side of the junction resulting in an apparent storage of charge. Upon sudden application of a reverse bias, the stored charge temporarily produces a negative current flow during the reverse recovery time, or t_{rr} , until the charge is depleted. The circuit conditions that influence t_{rr} and the stored charge are the forward current magnitude and the rate of change of current from the forward current magnitude to the reverse current peak. When tested under the same circuit conditions, the parasitic drain–source diode of a TMOS transistor has a t_{rr} similar to that of a fast recovery rectifier.

In many applications, the drain-source diode is never forward biased and does not influence circuit operation. However, in multi-transistor configurations, such as the totem pole network of Figure 2–13, the parasitic diodes play an important and useful role. Each transistor is protected from excessive flyback voltages, not by its own drain-source diode, but by the diode of the opposite transistor. As an illustration, assume that Q2 of Figure 2–13 is turned on, Q1 is off and current is flowing up from ground, through the load and into Q2. When Q2 turns off, current is diverted into the drain-source diode of Q1 which clamps the load's inductive kick to V⁺. By similar reasoning, one can see that D2 protects Q1 during its turn-off.

As a note of caution, it should be realized that diode recovery problems may arise when using MOSFETs in multiple transistor configurations. A treatment of the subject in Chapter 5 gives greater details.

TMOS power MOSFET intrinsic diodes also have forward recovery times, meaning that they do not instantaneously conduct when they are forward biased. However, since those times are so brief, typically less than 10 ns, their effect on circuit operation can almost always be ignored. Package, lead and wiring inductance are often at least as great a factor in limiting current rise time.



Figure 2–12. Typical Reverse Recovery Characteristics of a Drain–Source Diode



Figure 2–13. TMOS Totem Pole Network with Integral Drain–Source Diodes





Chapter 3: The Data Sheet

Introduction

Motorola prides itself in having one of the most complete and accurate Power MOSFET data sheets in the industry. For consistency, data sheet templates have been established for each technology and or application grouping. This insures that the best approach is used in describing the performance characteristics of each device for the applications they are used in. Additionally, this allows for the automation of the data sheet generation process which has lead to a reduction in new product introduction cycle time as well as providing more accurate and repeatable data.

Headline Information

Motorola's TMOS[™] Power MOSFET numbering system contains coded information describing technology, package, current and voltage information. A complete explanation of the nomenclature used is contained in Figure 3–1.





Absolute Maximum Ratings

Absolute maximum ratings represent the extreme capabilities of the device. They can best be described as device characterization boundaries and are given to facilitate "worst case" design.

Drain-to-Source Voltage (VDSS, VDGR) – This represents the lower limit of the devices blocking voltage capability from drain-to-source when either the gate is shorted to the source (VDSS), or when a 1 M Ω gate-to-source resistor is present (VDGR). It is measured at a specific leakage current and has a positive temperature coefficient. The voltage across the Power MOSFET should never exceed this rating in order to prevent breakdown of the drain-to-source junction.

Maximum Gate-to-Source Voltage (VGS, VGSM) – The maximum allowable gate-to-source voltage as either a continuous condition (VGS), or as a single pulse non-repetitive condition (VGSM). Exceeding this limit may result in permanent device degradation.

Continuous Drain Current (ID) – The dc current level that will raise the devices junction temperature to it's rated maximum while it's reference temperature is held at 25° C. This can be calculated by the equation:

 $I_D = SQRT (P_D/R_{DS(on)} @ MAX T_J)$

where,

SQRT = Square root P_D = Device's maximum power dissipation R_{DS(on)} = Device's "on" resistance MAX T_J = Device's maximum rated junction temperature

Pulsed Drain Current (I_{DM}) – The maximum allowable peak drain current the device can safely handle under a 10 µs pulsed condition. This rating takes into consideration the devices thermal limitation as well as $R_{DS(on)}$, wire bond and source metal limitations.

Drain-to-Source Avalanche Energy (EAS) – This specification defines the maximum allowable energy that the device can safely handle in avalanche due to an inductive current spike. It is tested at the I_D of the device as a single pulse non-repetitive condition. This value has a negative temperature coefficient as shown by the "Maximum Avalanche Energy versus Starting Junction Temperature" figure shown in the data sheet. For repetitive avalanche conditions, this value should be derated using the "Thermal Response" figure shown in the data sheet for calculating the junction temperature and the "Maximum Avalanche Energy versus Starting Junction Temperature" figure shown in the data sheet for calculating the junction temperature and the "Maximum Avalanche Energy versus Starting Junction Temperature" figure also shown in the data sheet.

Maximum Power Dissipation (PD) – Specifies the power dissipation limit which takes the junction temperature to it's maximum rating while the reference temperature is being held at 25° C. It is calculated by the following equation:

 $P_D = (T_J - T_r)/R_{thir}$

where,

- P_D = Maximum power dissipation
- T_J = Maximum allowable junction temperature
- Tr = Reference (case and or ambient) temperature
- Rthjr = Thermal resistance junction-to-reference

(case or ambient)

Junction Temperature (T_J) – This value represents the maximum allowable junction temperature of the device. It is derived and based off of long term Reliability data. Exceeding this value will only serve to shorten the device's long term operating life.

Thermal Resistance (R_{thjc} , R_{thja}) – The quantity that resists or impedes the flow of heat energy in a device is called thermal resistance. Thermal resistance values are needed for proper thermal design. These values are measured as detailed in Motorola Application Note AN1083.

Electrical Characteristics

The intent of this section in the data sheet is to provide detailed device characterization so that the designer can predict with a high degree of accuracy the behavior of the device in a specific application.

Drain-to-Source Breakdown Voltage (V(BR)DSS) – As described earlier, this represents the lower limit of the devices blocking voltage capability from drain-to-source with the gate shorted to the source. It is measured at a specific leakage current and has a positive temperature coefficient.

Zero Gate Voltage Drain Current (IDSS) – The direct current into the drain terminal of the device when the gate–to–source voltage is zero and the drain terminal is reversed biased with respect to the source terminal. This parameter generally increases with temperature as shown in the "Drain–to–Source Leakage Current versus Voltage" figure found in the device's data sheet.

Gate–Body Leakage Current (IGSS) – The direct current into the gate terminal of the device when the gate terminal is biased with either a positive or negative voltage with respect to the source terminal and the drain terminal is short–circuited to the source terminal.

Gate Threshold Voltage (V_{GS(th)}) – The forward gate–to– source voltage at which the magnitude of drain current has been increased to some low threshold value, usually specified as 250 μ A or 1 mA. This parameter has a negative temperature coefficient.

Drain-to-Source On-Resistance (*RDS(on)*) – The dc resistance between the drain-to-source terminals with a specified gate-to-source voltage applied to bias the device into the on-state. This parameter has a positive temperature coefficient.

Drain-to-Source On-Voltage (VDS(on)) – The dc voltage between the drain-to-source terminals with a specified gate-to-source voltage applied to bias the device into the on-state. This parameter has a positive temperature coefficient.

Forward Transconductance (gFS) – The ratio of the change in drain current due to a change in gate–to–source voltage (i.e., Δ ID/ Δ VGS).

Device Capacitance (C_{iss}, C_{oss}, C_{rss}) – Power MOSFET devices have internal parasitic capacitance from terminal– to-terminal. This capacitance is voltage dependent as shown by the "Capacitance Variation" figure on the device's data sheet. C_{iss} is the capacitance between the gate-tosource terminals with the drain terminal short-circuited to the source terminal for alternating current. C_{OSS} is the capacitance between the drain-to-source terminals with the gate short–circuited to the source terminal for alternating current. C_{rss} is the capacitance between the drain–to–gate terminals with the source terminal connected to the guard terminal of a three–terminal bridge (Ref. IEEE No. 255). Figures 3–2, 3–3 and 3–4 show test circuits used for Power MOSFET capacitance measurements.



Figure 3–2. Ciss Test Configuration



Figure 3–3. Coss Test Configuration





Resistive Switching (td(on), tr, td(off), tf)–MOSFET switching speeds are very fast, relative to comparably sized bipolar transistors. They are tested and measured using a resistive switching test circuit as shown in Figure 3–5. A typical switching waveform showing parameter measurement points is shown in Figure 3–6.



Figure 3–5. Switching Test Circuit



Figure 3–6. Switching Waveforms

Gate Charge (QT, Q1, Q2) – Gate charge values are used to size the gate drive circuit and to estimate switching speeds and switching losses. QT is defined as the total gate charge required to charge the device's input capacitance to the applied gate voltage. Q1 is defined as the charge required to charge the devices input capacitance to the V_{GS(on)} required to maintain the test current I_D. The time required to deliver this charge is called turn–on delay time. Q2 is defined as the charge to drop to V_{DS(on)}.

Forward On–Voltage (VSD) – The dc voltage between the source–to–drain terminals when the power MOSFET's intrinsic body diode is forward biased.

Reverse Recovery Time (t_{rr}, t_a, t_b, Q_{RR}) – The intrinsic body diode of a power MOSFET is a minority carrier device and thus has a finite reverse recovery time. T_a is defined as the time between the dropping I_S current's zero crossing point to the peak I_{RM}. T_b is defined as the time between the peak I_{RM} to a projected I_{RM} zero current crossing point through a 25% I_{RM} projection as shown in Figure 3–7. Total reverse recovery time, t_{rr}, is defined as the sum of t_a and t_b. Q_{RR} is defined as the integral of the area made up by the I_{RM} waveform and V_R, the reapplied blocking voltage which forces reverse recovery.



Figure 3–7. Diode Reverse Recovery Waveform

Section Four Data Sheets



Advance Information Single IGBT Gate Driver

The MC33153 is specifcally designed as an IGBT driver for high power applications that include ac induction motor control, brushless dc motor control and uninterruptable power supplies. Although designed for driving discrete and module IGBTs, this device offers a cost effective solution for driving power MOSFETs and Bipolar Transistors. Device protection features include the choice of desaturation or overcurrent sensing and undervoltage detection. These devices are available in dual–in–line and surface mount packages and include the following features:

- High Current Output Stage: 1.0 A Source/2.0 A Sink
- Protection Circuits for Both Conventional and Sense IGBT's
- Programmable Fault Blanking Time
- Protection against Overcurrent and Short Circuit
- Undervoltage Lockout Optimzed for IGBT's
- Negative Gate Drive Capability
- Cost Effectively Drives Power MOSFETs and Bipolar Transistors

MC33153

SINGLE IGBT GATE DRIVER

SEMICONDUCTOR TECHNICAL DATA



ORDERING	INFORMATION

Device	Operating Temperature Range	Package
MC33153D	T 400 / 40500	SO–8
MC33153P	$I_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$	DIP-8



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage VCC to VEE Kelvin Ground to VEE	V _{CC} – V _{EE} KGnd – V _{EE}	23 23	V
Logic Input	Vin	V _{EE} –0.3 to V _{CC}	V
Current Sense Input	VS	-0.3 to V _{CC}	V
Blanking/Desaturation Input	V _{BD}	-0.3 to V _{CC}	V
Gate Drive Output Source Current Sink Current Diode Clamp Current	lo	1.0 2.0 1.0	A
Fault Output Source Current Sink Curent	IFO	25 10	mA
Power Dissipation and Thermal Characteristics D Suffix SO–8 Package, Case 751 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction–to–Air P Suffix DIP–8 Package, Case 626 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction–to–Air	Ρ _D R _{θJA} Ρ _D R _{θJA}	0.56 180 1.0 100	W °C/W W °C/W
Operating Junction Temperature	ТJ	+150	°C
Operating Ambient Temperature	Т _А	-40 to +105	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, V_{EE} = 0 V, Kelvin Gnd connected to V_{EE} . For typical values

Τ.			a a seale i a set ta sea a seature a sea	and theat angultan (Nista 4)	
	$= 25^{\circ}$ L, for min/max values L/	is the operation	n amhlent temheratlire ran	de that annues invote it	I LINIESS OTRERWISE NOTED I
· /-		a io uno oportating	g ambient temperature ran	go that applies (Note 1	j, arnood ourier whole riolea. j

Characteristic	Symbol	Min	Тур	Max	Unit
LOGIC INPUT	•				
Input Threshold Voltage High State (Logic 1) Low State (Logic 0)	VIH VIL	_ 1.2	2.70 2.30	3.2 -	V
Input Current High State (V_{IH} = 3.0 V) Low State (V_{IL} = 1.2 V)	liH liL		130 50	500 100	μΑ
DRIVE OUTPUT					
Output Voltage Low State (I _{Sink} = 1.0 A) High State (I _{Source} = 500 mA)	Vol Voh	- 12	2.0 13.9	2.5 -	V
Output Pull–Down Resistor	R _{PD}	-	-	200	kΩ
FAULT OUTPUT	•				
Output voltage Low State (I _{Sink} = 5.0 mA) High State (I _{Source} = 20 mA)	VFL VFH	- 12	0.2 13.3	1.0 -	V
SWITCHING CHARACTERISTICS					
Propagation Delay (50% Input to 50% Output C _L = 1.0 nF) Logic Input to Drive Output Rise Logic Input to Drive Output Fall	^t PLH(in/out) ^t PHL (in/out)		80 120	300 300	ns
Drive Output Rise Time (10% to 90%) CL = 1.0 nF	tr	-	17	55	ns
Drive Output Fall Time (90% to 10%) CL = 1.0 nF	tf	-	17	55	ns
Propagation Delay Current Sense Input to Drive Output	^t P(OC)	-	0.3	1.0	μs

NOTE: 1. Low duty cycle pulse techniques are used during test to maintain the junction temperature as close to ambient as possible. $T_{low} = -40^{\circ}C$ for MC33153 $T_{high} = +105^{\circ}C$ for MC33153

MC33153

ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 15 \text{ V}$, $V_{EE} = 0 \text{ V}$, Kelvin Gnd connected to V_{EE} . For typical values $T_A = 25^{\circ}$ C, for min/max values T_A is the operating ambient temperature range that applies (Note 1) upless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (continued)	ł		•		•
Fault Blanking/Desaturation Input to Drive Output	^t P(FLT)	-	0.3	1.0	
UVLO					
Startup Voltage	VCC start	_	12	12.6	V
Disable Voltage	V _{CC dis}	10.4	11	-	V
COMPARATORS					
Overcurrent Threshold Voltage (VPin8 > 7.0 V)	Vsoc	50	65	80	mV
Short Circuit Threshold Voltage (VPin8 > 7.0 V)	VSSC	100	130	160	mV
Fault Blanking/Desaturation Threshold (Vpin1 > 100 mV)	Vth(FLT)	6.0	6.5	7.0	V
Current Sense Input Current (V _{SI} = 0 V)	I _{SI}	-	-1.4	-10	μΑ
FAULT BLANKING/DESATURATION INPUT	·				
Current Source (V _{Pin8} = 0 V, V _{Pin4} = 0 V)	I _{chg}	-200	-270	-300	μA
Discharge Current (V _{Pin8} = 15 V, V _{Pin4} = 5.0 V)	ldschg	1.0	2.5	-	mA
TOTAL DEVICE	•				
Power Supply Current Standby ($V_{Pin 4} = V_{CC}$, Output Open) Operating ($C_L = 1.0 \text{ nF}$, f = 20 kHz)	ICC		7.2 7.9	14 20	mA

NOTE: 1. Low duty cycle pulse techniques are used during test to maintain the junction temperature as close to ambient as possible. $T_{low} = -40^{\circ}C$ for MC33153 $T_{high} = +105^{\circ}C$ for MC33153









Figure 5. Drive Output Low State Voltage versus Temperature 2.5 V_{OL}, OUTPUT LOW STATE VOLTAGE (V) I_{Sink} = 1.0 A 2.0 500 mA 1.5 250 mA 1.0 0.5 V_{CC} = 15 V 0 -60 -40 -20 0 20 40 60 80 100 120 140 TA, AMBIENT TEMPERATURE (°C)







Motorola TMOS Power MOSFET Transistor Device Data





Figure 11. Overcurrent Protection Threshold V_{SOC}, OVERCURRENT THRESHOLD VOLTAGE (mV) Voltage versus Temperature 70 V_{CC} = 15 V 68 66 64 62 60 -60 -40 -20 0 20 40 60 80 100 120 140 TA, AMBIENT TEMPERATURE (°C)

Figure 12. Overcurrent Protection Threshold









Figure 17. Fault Blanking/Desaturation Comparator Threshold Voltage versus Temperature



Figure 18. Fault Blanking/Desaturation Comparator Threshold Voltage versus Supply Voltage





Figure 20. Fault Blanking/Desaturation Current Source versus Supply Voltage







Figure 24. Fault Output High State Voltage versus Source Current

















GATE DRIVE

Controlling Switching Times

The most important design aspect of an IGBT gate drive is optimization of the switching characteristics. The switching characteristics are especially important in motor control applications in which PWM transistors are used in a bridge configuration. In these applications, the gate drive circuit components should be selected to optimize turn-on, turn-off and off-state impedance. A single resistor may be used to control both turn-on and turn-off as shown in Figure 30. However, the resistor value selected must be a compromise in turn-on abruptness and turn-off losses. Using a single resistor is normally suitable only for very low frequency PWM. An optimized gate drive output stage is shown in Figure 31. This circuit allows turn-on and turn-off to be optimized separately. The turn-on resistor, Ron, provides control over the IGBT turn-on speed. In motor control circuits, the resistor sets the turn-on di/dt that controls how fast the freewheel diode is cleared. The interaction of the IGBT and freewheeling diode determines the turn-on dv/dt. Excessive turn-on dv/dt is a common problem in half-bridge circuits.

The turn-off resistor, R_{Off}, controls the turn-off speed and ensures that the IGBT remains off under commutation stresses. Turn-off is critical to obtain low switching losses. While IGBTs exhibit a fixed minimum loss due to minority carrier recombination, a slow gate drive will dominate the turnoff losses. This is particularly true for fast IGBTs. It is also possible to turn-off an IGBT too fast. Excessive turn-off speed will result in large overshoot voltages. Normally, the turn-off resistor is a small fraction of the turn-on resistor.

The MC33153 contains a bipolar totem pole output stage that is capable of sourcing 1.0 amp and sinking 2.0 amps peak. This output also contains a pull down resistor to ensure that the IGBT is off whenever there is insufficient V_{CC} to the MC33153.

In a PWM inverter, IGBTs are used in a half-bridge configuration. Thus, at least one device is always off. While the IGBT is in the off-state, it will be subjected to changes in voltage caused by the other devices. This is particularly a problem when the opposite transistor turns on.

MC33153

When the lower device is turned on, clearing the upper diode, the turn-on dv/dt of the lower device appears across the collector emitter of the upper device. To eliminate shootthrough currents, it is necessary to provide a low sink impedance to the device that is in the off-state. In most applications the turn-off resistor can be made small enough to hold off the device that is under commutation without causing excessively fast turn-off speeds.





Figure 31. Using Separate Resistors for Turn–On and Turn–Off



A negative bias voltage can be used to drive the IGBT into the off-state. This is a practice carried over from bipolar Darlington drives and is generally not required for IGBTs. However, a negative bias will reduce the possibility of shoot--through. The MC33153 has separate pins for V_{EE} and Kelvin Ground. This permits operation using a +15/-5.0 V supply.

INTERFACING WITH OPTOISOLATORS

Isolated Input

The MC33153 may be used with an optically isolated input. The optoisolator can be used to provide level shifting, and if desired, isolation from ac line voltages. An optoisolator with a very high dv/dt capability should be used, such as the Hewlett Packard HCPL4053. The IGBT gate turn–on resistor should be set large enough to ensure that the opto's dv/dt capability is not exceeded. Like most optoisolators, the HCPL4053 has an active low open–collector output. Thus, when the LED is on, the output will be low. The MC33153 has an inverting input pin to interface directly with an optoisolator using a pull up resistor. The input may also be interfaced directly to 5.0 V CMOS logic or a microcontroller.

Optoisolator Output Fault

The MC33153 has an active high fault output. The fault output may be easily interfaced to an optoisolator. While it is important that all faults are properly reported, it is equally important that no false signals are propagated. Again, a high dv/dt optoisolator should be used.

The LED drive provides a resistor programmable current of 10 to 20 mA when on, and provides a low impedance path when off. An active high output, resistor, and small signal diode provide an excellent LED driver. This circuit is shown in Figure 32.

Figure 32. Output Fault Optoisolator



UNDERVOLTAGE LOCKOUT

It is desirable to protect an IGBT from insufficient gate voltage. IGBTs require 15 V on the gate to achieve the rated onvoltage. At gate voltages below 13 V, the on-voltage increases dramatically, especially at higher currents. At very low gate voltages, below 10 V, the IGBT may operate in the linear region and quickly overheat. Many PWM motor drives use a bootstrap supply for the upper gate drive. The UVLO provides protection for the IGBT in case the bootstrap capacitor discharges.

The MC33153 will typically start up at about 12 V. The UVLO circuit has about 1.0 V of hysteresis and will disable the output if the supply voltage falls below about 11V.

PROTECTION CIRCUITRY

Desaturation Protection

Bipolar Power circuits have commonly used what is known as "Desaturation Detection". This involves monitoring the collector voltage and turning off the device if this voltage rises above a certain limit. A bipolar transistor will only conduct a certain amount of current for a given base drive. When the base is overdriven, the device is in saturation. When the collector current rises above the knee, the device pulls out of saturation. The maximum current the device will conduct in the linear region is a function of the base current and the dc current gain (hFF) of the transistor.

The output characteristics of an IGBT are similar to a Bipolar device. However, the output current is a function of gate voltage instead of current. The maximum current depends on the gate voltage and the device type. IGBTs tend to have a very high transconductance and a much higher current density under a short circuit than a bipolar device. Motor control IGBTs are designed for a lower current density under shorted conditions and a longer short circuit survival time.

The best method for detecting desaturation is the use of a high voltage clamp diode and a comparator. The MC33153 has a Fault Blanking/Desaturation Comparator which senses the collector voltage and provides an output indicating when the device is not fully saturated. Diode D1 is an external high voltage diode with a rated voltage comparable to the power device. When the IGBT is "on" and saturated, D1 will pull down the voltage on the Fault Blanking/Desaturation Input. When the IGBT pulls out of saturation or is "off", the current source will pull up the input and trip the comparator. The comparator threshold is 6.5 V, allowing a maximum on–voltage of about 5.8 V.

A fault exists when the gate input is high and V_{CE} is greater than the maximum allowable V_{CE(sat)}. The output of the Desaturation Comparator is ANDed with the gate input signal and fed into the Short Circuit and Overcurrent Latches. The Overcurrent Latch will turn–off the IGBT for the remainder of the cycle when a fault is detected. When input goes high, both latches are reset. The reference voltage is tied to the Kelvin Ground instead of the V_{EE} to make the threshold independent of negative gate bias. Note that for proper operation of the Desaturation Comparator and the Fault Output, the Current Sense Input must be biased above the Overcurrent and Short Circuit Comparator thresholds. This can be accomplished by connecting Pin 1 to V_{CC}.



Figure 33. Desaturation Detection

The MC33153 also features a programmable fault blanking time. During turn–on, the IGBT must clear the opposing free–wheeling diode. The collector voltage will remain high until the diode is cleared. Once the diode has been cleared, the voltage will come down quickly to the $V_{CE(sat)}$ of the device. Following turn–on, there is normally considerable ringing on the collector due to the C_{OSS} capacitance of the IGBTs and the parasitic wiring inductance. The fault signal from the Desaturation Comparator must be blanked sufficiently to allow the diode to be cleared and the ringing to settle out.

The blanking function uses an NPN transistor to clamp the comparator input when the gate input is low. When the input is switched high, the clamp transistor will turn "off", allowing the internal current source to charge the blanking capacitor. The time required for the blanking capacitor to charge up from the on–voltage of the internal NPN transistor to the trip voltage of the comparator is the blanking time.

If a short circuit occurs after the IGBT is turned on and saturated, the delay time will be the time required for the current source to charge up the blanking capacitor from the $V_{CE(sat)}$ level of the IGBT to the trip voltage of the comparator. Fault blanking can be disabled by leaving Pin 8 unconnected.

Sense IGBT Protection

Another approach to protecting the IGBTs is to sense the emitter current using a current shunt or Sense IGBTs. This method has the advantage of being able to use high gain IGBTs which do not have any inherent short circuit capability. Current sense IGBTs work as well as current sense MOS-FETs in most circumstances. However, the basic problem of working with very low sense voltages still exists. Sense IGBTs sense current through the channel and are therefore linear with respect to the collector current. Because IGBTs have a very low incremental on-resistance, sense IGBTs behave much like low-on resistance current sense MOS-FETs. The output voltage of a properly terminated sense IGBT is very low, normally less than 100 mV.

The sense IGBT approach requires fault blanking to prevent false tripping during turn-on. The sense IGBT also requires that the sense signal is ignored while the gate is low. This is because the mirror output normally produces large transient voltages during both turn-on and turn-off due to the collector to mirror capacitance. With non-sensing types of IGBTs, a low resistance current shunt (5.0 to 50 m Ω) can be used to sense the emitter current. When the output is an actual short circuit, the inductance will be very low. Since the blanking circuit provides a fixed minimum on-time, the peak current under a short circuit can be very high. A short circuit discern function is implemented by the second comparator which has a higher trip voltage. The short circuit signal is latched and appears at the Fault Output. When a short circuit is detected, the IGBT should be turned-off for several milliseconds allowing it to cool down before it is turned back on. The sense circuit is very similar to the desaturation circuit. It is possible to build a combination circuit that provides protection for both Short Circuit capable IGBTs and Sense IGBTs.

APPLICATION INFORMATION

Figure 34 shows a basic IGBT driver application. When driven from an optoisolator, an input pull up resistor is required. This resistor value should be set to bias the output transistor at the desired current. A decoupling capacitor should be placed close to the IC to minimize switching noise.

A bootstrap diode may be used for a floating supply. If the protection features are not required, then both the Fault Blanking/Desaturation and Current Sense Inputs should both be connected to the Kelvin Ground (Pin 2). When used with a single supply, the Kelvin Ground and V_{EE} pins should be connected together. Separate gate resistors are recommended to optimize the turn–on and turn–off drive.



Figure 34. Basic Application

Figure 35. Dual Supply Application



When used in a dual supply application as in Figure 35, the Kelvin Ground should be connected to the emitter of the IGBT. If the protection features are not used, then both the Fault Blanking/Desaturation and the Current Sense Inputs should be connected to Ground. The input optoisolator should always be referenced to V_{EE} .

If desaturation protection is desired, a high voltage diode is connected to the Fault Blanking/Desaturation pin. The blanking capacitor should be connected from the Desaturation pin to the V_{EE} pin. If a dual supply is used, the blanking capacitor should be connected to the Kelvin Ground. The Current Sense Input should be tied high because the two comparator outputs are ANDed together. Although the reverse voltage on collector of the IGBT is clamped to the emitter by the free–wheeling diode, there is normally considerable inductance within the package itself. A small resistor in series with the diode can be used to protect the IC from reverse voltage transients.





When using sense IGBTs or a sense resistor, the sense voltage is applied to the Current Sense Input. The sense trip voltages are referenced to the Kelvin Ground pin. The sense voltage is very small, typically about 65 mV, and sensitive to noise. Therefore, the sense and ground return conductors should be routed as a differential pair. An RC filter is useful in filtering any high frequency noise. A blanking capacitor is connected from the blanking pin to V_{EE}. The stray capacitance on the blanking pin provides a very small level of blanking if left open. The blanking pin should not be grounded when using current sensing, that would disable the sense. The blanking pin should never be tied high, that would short out the clamp transistor.

Figure 37. Sense IGBT Application



Product Preview SMARTDISCRETES™ Internally Clamped, N-Channel IGBT

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features Gate–Emitter ESD protection, Gate–Collector overvoltage protection from SMARTDISCRETES[™] monolithic circuitry for usage as an **Ignition Coil Driver**.

- Temperature Compensated Gate–Drain Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessors
- Low Saturation Voltage
- High Pulsed Current Capability





MGP20N14CL



TO-220AB

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	CLAMPED	Vdc
Collector–Gate Voltage	VCGR	CLAMPED	Vdc
Gate-Emitter Voltage	VGE	CLAMPED	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Single Pulsed ($t_p = \pm 10 \ \mu s$)	IC ICM	20 60	Adc Apk
Total Power Dissipation @ T _C = 25°C (TO–220) Derate Above 25°C	PD	150 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Collector–Emitter Avalanche Energy @ Starting $T_J = 25^{\circ}C$ (V _{CC} = 80 V, V _{GE} = 5 V, Peak I _L = 10 A, L = 10 mH)	EAS	500	mJ

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case – (TO–220) — Junction to Ambient	R _θ JC R _θ JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	тլ	275	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MGP20N14CL

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•		•
Clamp Voltage (I _{Clamp} = 10 mA, T _J = -40 to 1	50°C)	BVCES	135			Vdc
Zero Gate Voltage Collector Curre (V _{CE} = 100 V, V _{GE} = 0 V) (V _{CE} = 100 V, V _{GE} = 0 V, T _J =	nt 150°C)	ICES			10 100	μΑ
Gate–Emitter Clamp Voltage (IG =	1 mA)	BVGES	10			Vdc
Gate-Emitter Leakage Current (V	$GE = \pm 5 V, V_{CE} = 0 V$	IGES	—	—	1.0	μΑ
ON CHARACTERISTICS (1)			-		-	-
Gate Threshold Voltage ($V_{CE} = V_{GE}$, $I_C = 1 \text{ mA}$) Threshold Temperature Coefficient	ent (Negative)	V _{CE(th)}	1.0	1.5 4.4	2.0	V mV/°C
Collector–Emitter On–Voltage ($V_{GE} = 5 \text{ V}, \text{ I}_{C} = 10 \text{ A}$) ($V_{GE} = 5 \text{ V}, \text{ I}_{C} = 10 \text{ Adc}, \text{ T}_{J} = 175^{\circ}\text{C}$)		VCE(on)			1.9 1.8	V
Forward Transconductance (VCE	> 15 V, I _C = 10 A)	9fs	8.0	15	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	430	600	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	182	250	
Transfer Capacitance	,	C _{rss}	-	48	100]
SWITCHING CHARACTERISTICS	(1)					
Turn–On Delay Time		^t d(on)	-	TBD	TBD	ns
Rise Time	(V _{CC} = 68 V, I _C = 20 A,	tr	-	TBD	TBD	
Turn–Off Delay Time	V_{GE} = 5 V, R_{G} = 9.1 Ω)	^t d(off)	-	TBD	TBD	
Fall Time		t _f	-	TBD	TBD	1
Total Gate Charge		Qg	-	14	20	nC
Gate–Emitter Charge	$(V_{CC} = 108 \text{ V}, \text{ I}_{C} = 20 \text{ A}, V_{CE} = 5 \text{ V})$	Qgs	-	3.0	-	1
Gate-Collector Charge	· GL · · /	Q _{gd}		6.0	—	1

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

Advanced Information SMARTDISCRETES™ Internally Clamped, N-Channel IGBT

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features Gate–Emitter ESD protection, Gate–Collector overvoltage protection from SMARTDISCRETES[™] monolithic circuitry for usage as an **Ignition Coil Driver**.

- Temperature Compensated Gate–Drain Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessors
- Low Saturation Voltage
- High Pulsed Current Capability





MGP20N35CL



MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Collector–Emitter Voltage	VCES	CLAMPED	Vdc	
Collector–Gate Voltage	VCGR	CLAMPED	Vdc	
Gate-Emitter Voltage	V _{GE}	CLAMPED	Vdc	
Collector Current — Continuous @ $T_C = 25^{\circ}C$	IC	20	Adc	
Reversed Collector Current – pulse width $< 100 \ \mu s$	ICR	12	Apk	
Total Power Dissipation @ T _C = 25°C (TO–220)	PD	150	Watts	
Electrostatic Voltage — Gate-Emitter	ESD	3.5	kV	
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C	
THERMAL CHARACTERISTICS				
Thermal Resistance — Junction to Case – (TO–220) — Junction to Ambient	R _{θJC} R _{θJA}	1.0 62.5	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ТL	275	°C	
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)			
UNCLAMPED INDUCTIVE SWITCHING CHARACTERISTICS				
Single Pulse Collector–Emitter Avalanche Energy @ Starting T _J = 25°C @ Starting T _J = 150°C	EAS	550 150	mJ	

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MGP20N35CL

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1			I
Collector-to-Emitter Breakdown V ($I_{Clamp} = 10 \text{ mA}, T_J = -40 \text{ to } 13$	/oltage 50°C)	B _{VCES}	320	350	380	Vdc
Zero Gate Voltage Collector Current $(V_{CE} = 250 \text{ V}, V_{GE} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$ $(V_{CE} = 15 \text{ V}, V_{GE} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$		ICES			1.0 200	mA μA
Resistance Gate-Emitter (T _J = -4	0 to 150°C)	R _{GE}	10k	16k	30k	Ω
Gate-Emitter Breakdown Voltage	(I _G = 2 mA)	BVGES	11	13	15	±V
Collector–Emitter Reverse Leakag	ge (V _{CE} = -15 V, T _J = -40 to 150° C)	ICES	_	8	100	mA
Collector–Emitter Reversed Break	down Voltage (I _E = 75 mA)	BVCER	26	40	120	V
ON CHARACTERISTICS (1)		•	•			
Gate Threshold Voltage $(V_{CE} = V_{GE}, I_C = 1 \text{ mA})$ $(V_{CE} = V_{GE}, I_C = 1 \text{ mA}, T_J = 1$	50°C)	VGE(th)	1.0 0.75	1.7	2.4 1.8	V
Collector-Emitter On-Voltage $(V_{GE} = 5 \text{ V}, I_C = 5 \text{ A})$ $(V_{GE} = 5 \text{ V}, I_C = 10 \text{ A})$ $(V_{GE} = 5 \text{ V}, I_C = 10 \text{ Adc}, T_J = 150^{\circ}\text{C})$		V _{CE(on)}		1.1 1.4 1.4	1.4 1.9 1.8	V
Forward Transconductance (V _{CE}	> 50 V, I _C = 10 A)	9fs	10	16	-	S
DYNAMIC CHARACTERISTICS			-	-	-	_
Input Capacitance		C _{iss}	-	2800	_	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	-	200	-	
Transfer Capacitance	,	C _{rss}	-	25	_	
SWITCHING CHARACTERISTICS	(1)					
Total Gate Charge		Qg	—	45	80	nC
Gate-Emitter Charge	$(V_{CC} = 280 \text{ V}, \text{ IC} = 20 \text{ A}, V_{CE} = 5 \text{ V})$	Qgs	—	8.0	—	
Gate-Collector Charge		Q _{gd}	—	20	—	
Turn–Off Delay Time	(V _{CC} = 320 V, I _C = 20 A,	^t d(off)	_	TBD	TBD	μs
Fall Time	$L = 200 \ \mu H, R_G = 1 \ K\Omega$)	tf	_	TBD	TBD	
Turn–On Delay Time	(V _{CC} = 14 V, I _C = 20 A,	^t d(on)	-	TBD	TBD	μs
Rise Time	L = 200 μH, R_{G} = 1 KΩ)	tr	_	TBD	TBD	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C



Figure 2. Output Characteristics, T_J = 125°C



Figure 3. Transfer Characteristics



Figure 5. Capacitance Variation



Figure 4. Collector–to–Emitter Saturation Voltage versus Junction Temperature



Figure 6. High Voltage Capacitance Variation

MGP20N35CL



versus Collector Current

MGP20N35CL



Figure 13. Thermal Response

Advanced Information SMARTDISCRETES™ Internally Clamped, N-Channel IGBT

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features Gate–Emitter ESD protection, Gate–Collector overvoltage protection from SMARTDISCRETES[™] monolithic circuitry for usage as an **Ignition Coil Driver**.

- Temperature Compensated Gate–Drain Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessors
- Low Saturation Voltage
- High Pulsed Current Capability





20 AMPERES

MGP20N40CL



CASE 221A–06, Style 9 TO–220AB

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit	
Collector–Emitter Voltage	VCES	CLAMPED	Vdc	
Collector–Gate Voltage	VCGR	CLAMPED	Vdc	
Gate-Emitter Voltage	VGE	CLAMPED	Vdc	
Collector Current — Continuous @ $T_C = 25^{\circ}C$	IC	20	Adc	
Reversed Collector Current – pulse width $< 100 \ \mu s$	ICR	12	Apk	
Total Power Dissipation @ T _C = 25°C (TO–220)	PD	150	Watts	
Electrostatic Voltage — Gate-Emitter	ESD	3.5	kV	
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C	
THERMAL CHARACTERISTICS				
Thermal Resistance — Junction to Case – (TO–220) — Junction to Ambient	R _{θJC} R _{θJA}	1.0 62.5	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ТL	275	°C	
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)			
UNCLAMPED INDUCTIVE SWITCHING CHARACTERISTICS				
Single Pulse Collector–Emitter Avalanche Energy @ Starting T _J = 25°C @ Starting T _J = 150°C	EAS	550 150	mJ	

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•		
Collector-to-Emitter Breakdown Voltage $(I_{Clamp} = 10 \text{ mA}, T_J = -40 \text{ to } 150^{\circ}\text{C})$		BVCES	380	405	440	Vdc
Zero Gate Voltage Collector Current ($V_{CE} = 300 \text{ V}, V_{GE} = 0 \text{ V}, T_J = 125^{\circ}\text{C}$) ($V_{CE} = 15 \text{ V}, V_{GE} = 0 \text{ V}, T_J = 125^{\circ}\text{C}$)		ICES			1.0 200	mA μA
Resistance Gate–Emitter ($T_J = -40$ to $150^{\circ}C$)		R _{GE}	10k	16k	30k	Ω
Gate–Emitter Breakdown Voltage (I _G = 2 mA)		BVGES	11	13	15	±V
Collector–Emitter Reverse Leakage ($V_{CE} = -15 \text{ V}, T_J = -40 \text{ to } 150^{\circ}\text{C}$)		ICES	_	-	—	mA
Collector-Emitter Reversed Break	Collector–Emitter Reversed Breakdown Voltage (IE = 75 mA)		26	40	120	V
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{CE} = V_{GE}, I_C = 1 \text{ mA})$ $(V_{CE} = V_{GE}, I_C = 1 \text{ mA}, T_J = 150^{\circ}\text{C})$		V _{GE(th)}	1.0 0.75	1.7	2.4 1.8	V
Collector-Emitter On-Voltage $(V_{GE} = 5 \text{ V}, \text{ I}_{C} = 5 \text{ A})$ $(V_{GE} = 5 \text{ V}, \text{ I}_{C} = 10 \text{ A})$ $(V_{GE} = 5 \text{ V}, \text{ I}_{C} = 10 \text{ Adc}, \text{ T}_{J} = 150^{\circ}\text{C})$		V _{CE(on)}	 	1.1 1.4 1.4	1.4 1.9 1.8	V
Forward Transconductance (V _{CE} $>$ 50 V, I _C = 10 A)		9fs	10	16	-	S
DYNAMIC CHARACTERISTICS			-	_	_	
Input Capacitance		C _{iss}	-	2800	-	pF
Output Capacitance	(V _{CE} = 25 Vdc, V _{GE} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	200	-	
Transfer Capacitance		C _{rss}	-	25	-	
SWITCHING CHARACTERISTICS	(1)					
Total Gate Charge		Qg	-	45	80	nC
Gate-Emitter Charge	(V _{CC} = 280 V, I _C = 20 A, V _{GE} = 5 V)	Q _{gs}	—	8.0	—	
Gate-Collector Charge		Q _{gd}	—	20	—	
Turn–Off Delay Time	$(V_{CC}$ = 320 V, I _C = 20 A, L = 200 µH, R _G = 1 KΩ)	^t d(off)	-	TBD	TBD	μs
Fall Time		tf	_	TBD	TBD	
Turn–On Delay Time	(V _{CC} = 14 V, I _C = 20 A, L = 200 μH, R _G = 1 KΩ)	td(on)	_	TBD	TBD	μs
Rise Time		tr	-	TBD	TBD	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C



Figure 2. Output Characteristics, T_J = 125°C



Figure 3. Transfer Characteristics



Figure 5. Capacitance Variation



Figure 4. Collector–to–Emitter Saturation Voltage versus Junction Temperature



Figure 6. High Voltage Capacitance Variation

MGP20N40CL



MGP20N40CL



Figure 13. Thermal Response

Designer's™ Data Sheet Insulated Gate Bipolar Transistor N–Channel Enhancement–Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operation at high frequencies.

- Industry Standard High Power TO–247 Package with Isolated Mounting Hole
- High Speed E_{off}: 160 μJ/A typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Robust High Voltage Termination



Motorola Preferred Device

IGBT IN TO-247 12 A @ 90°C 20 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED



G

CASE 340F–03, Style 4 TO–247AE

Rating		Value	Unit	
Collector–Emitter Voltage		1200	Vdc	
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)		1200	Vdc	
Gate-Emitter Voltage — Continuous		±20	Vdc	
Collector Current — Continuous @ T _C = 25°C — Continuous @ T _C = 90°C — Repetitive Pulsed Current (1)		20 12 40	Adc Apk	
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	123 0.98	Watts W/°C	
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C	
Short Circuit Withstand Time (V_{CC} = 720 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t _{sc}	10	μs	
Thermal Resistance — Junction to Case – IGBT — Junction to Ambient	R _{θJC} R _{θJA}	1.0 45	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C	
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)			

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MGW12N120

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector–to–Emitter Breakdown Voltage (V _{GE} = 0 Vdc, I _C = 25 μAdc) Temperature Coefficient (Positive)		BVCES	1200 —			Vdc mV/°C
Emitter-to-Collector Breakdown Vo	Emitter-to-Collector Breakdown Voltage (V _{GE} = 0 Vdc, I _{EC} = 100 mAdc)		25	—	—	Vdc
Zero Gate Voltage Collector Current ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}$) ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C}$)		ICES			100 2500	μAdc
Gate–Body Leakage Current (V _{GE} = \pm 20 Vdc, V _{CE} = 0 Vdc)		IGES	-	—	250	nAdc
ON CHARACTERISTICS (1)						
Collector-to-Emitter On-State Voltage (V _{GE} = 15 Vdc, I _C = 5.0 Adc) (V _{GE} = 15 Vdc, I _C = 5.0 Adc, T _J = 125°C) (V _{GE} = 15 Vdc, I _C = 10 Adc)		VCE(on)		2.51 2.36 3.21	3.37 4.42	Vdc
Gate Threshold Voltage ($V_{CE} = V_{GE}$, $I_{C} = 1.0$ mAdc) Threshold Temperature Coefficient (Negative)		VGE(th)	4.0	6.0 10	8.0 —	Vdc mV/°C
Forward Transconductance (V_{CE} = 10 Vdc, I_C = 10 Adc)		9fe	—	12	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		Cies		930	_	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coes	-	126	—	
Transfer Capacitance		Cres	-	16	—	
SWITCHING CHARACTERISTICS (1)					
Turn-On Delay Time		^t d(on)		74		ns
Rise Time	$ (V_{CC} = 720 \text{ Vdc}, \text{ I}_{C} = 10 \text{ Adc}, \\ V_{GE} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H} \\ \text{R}_{G} = 20 \Omega, \text{T}_{J} = 25^{\circ}\text{C}) \\ \text{Energy losses include "tail"} $	tr	-	83	—	
Turn–Off Delay Time		^t d(off)	-	76	—	
Fall Time		tf	-	231	—	
Turn–Off Switching Loss		E _{off}	-	0.55	1.33	mJ
Turn-On Delay Time	$ (V_{CC} = 720 \text{ Vdc}, \text{ I}_{C} = 10 \text{ Adc}, \\ V_{GE} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H} \\ \text{R}_{G} = 20 \Omega, \text{T}_{J} = 125^{\circ}\text{C}) \\ \text{Energy losses include "tail"} $	^t d(on)	—	66	—	ns
Rise Time		tr	-	87	—	
Turn–Off Delay Time		^t d(off)	-	120	—	
Fall Time		tf	-	575	—	
Turn–Off Switching Loss		Eoff	-	1.49	—	mJ
Gate Charge	(V _{CC} = 720 Vdc, I _C = 10 Adc, V _{GE} = 15 Vdc)	QT	-	31	—	nC
		Q ₁	-	13	—	1
		Q2	—	14	—	
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Output Characteristics, T_J = 125°C



Figure 3. Transfer Characteristics





Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature



Figure 6. Gate-to-Emitter Voltage versus Total Charge

MGW12N120



MGW12N120



Figure 12. Thermal Response
Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operation at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–247 Package with Isolated Mounting Hole
- High Speed Eoff: 160 μJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA

MGW12N120D

Motorola Preferred Device

IGBT & DIODE IN TO-247 12 A @ 90°C 20 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED



G

CASE 340F–03, Style 4 TO–247AE

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	1200	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	V _{CGR}	1200	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ T _C = 25°C — Continuous @ T _C = 90°C — Repetitive Pulsed Current (1)	IC25 IC90 ICM	20 12 40	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	123 0.98	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, T _{stg}	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 720 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	1.0 1.4 45	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1	1	1	
Collector-to-Emitter Breakdown Voltage		BVCES				Vdc
(V _{GE} = 0 Vdc, I _C = 25 μAdc) Temperature Coefficient (Positive	9)		1200	 870		mV/°C
Zero Gate Voltage Collector Currer	nt	ICES			100	μAdc
$(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$ $(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$	T _J = 125°C)		-	_	100 2500	
Gate–Body Leakage Current (VGE	$= \pm 20$ Vdc, V _{CE} = 0 Vdc)	IGES	-	—	250	nAdc
ON CHARACTERISTICS (1)						
Collector-to-Emitter On-State Volt	tage	VCE(on)		2.74	2.27	Vdc
$(V_{GE} = 15 \text{ Vdc}, 1C = 5.0 \text{ Adc})$ $(V_{GE} = 15 \text{ Vdc}, 1C = 5.0 \text{ Adc}, T_{J}$	∣ = 125°C)			3.78		
$(V_{GE} = 15 \text{ Vdc}, I_{C} = 10 \text{ Adc})$				3.72	4.42	
Gate Threshold Voltage		VGE(th)				Vdc
(VCE = VGE, IC = 1.0 mAdc) Threshold Temperature Coefficie	ent (Negative)		4.0	6.0 10	8.0	mV/°C
Forward Transconductance (V _{CE} =	= 10 Vdc, I _C = 10 Adc)			12		Mhos
DYNAMIC CHARACTERISTICS			1		1	
Input Capacitance		C _{ies}	-	1003	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	- 1	126	_	1
Transfer Capacitance		C _{res}	_	106	_	1
SWITCHING CHARACTERISTICS (1)	•	•			
Turn–On Delay Time	(1/2) = -720 $(1/2) = -10$ $(1/2)$	^t d(on)	-	74	—	ns
Rise Time	$V_{GE} = 15 Vdc, L = 300 \mu H$	t _r	-	83	—	
Turn–Off Delay Time	$R_G = 20 \Omega, T_J = 25^{\circ}C)$	^t d(off)	_	76	—	
Fall Time		tf	_	231	—	
Turn–Off Switching Loss		Eoff	-	0.55	1.33	mJ
Turn–On Switching Loss		E _{on}	_	1.21	1.88	
Total Switching Loss		E _{ts}	-	1.76	3.21	
Turn–On Delay Time	(1/2) = 720 $(1/2) = 10$ Adc	^t d(on)	-	66	—	ns
Rise Time	$V_{GE} = 15 V dc, L = 300 \mu H$	tr	—	87	—	
Turn–Off Delay Time	$R_{G} = 20 \Omega, T_{J} = 125^{\circ}C)$	^t d(off)	—	120	—	
Fall Time		tf	-	575	—	
Turn–Off Switching Loss		E _{off}	-	1.49	—	mJ
Turn–On Switching Loss		E _{on}	—	2.37	—	
Total Switching Loss		E _{ts}	—	3.86	—	
Gate Charge		QT	—	29	—	nC
	$(V_{CC} = 720 \text{ Vdc}, \text{ IC} = 10 \text{ Adc}, V_{GF} = 15 \text{ Vdc})$	Q ₁	—	13	—	
		Q2	-	12	—	
DIODE CHARACTERISTICS				1		
Diode Forward Voltage Drop		VFEC		2.26	3 3 2 2	Vdc
$(I_{EC} = 5.0 \text{ Adc}, T_{J} = 125^{\circ}\text{C})$			_	1.37		
(I _{EC} = 10 Adc)			-	2.86	4.18	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(continued)

MGW12N120D

ELECTRICAL CHARACTERISTICS — continued (T_J = 25°C unless otherwise noted)

Cha	Characteristic		Min	Тур	Max	Unit
DIODE CHARACTERISTICS - con	tinued					
Reverse Recovery Time		t _{rr}	-	116	—	ns
	(I _F = 10 Adc, V _R = 720 Vdc,	ta	—	69	—]
	dI _F /dt = 100 A/µs)	tb	-	47	—	1
Reverse Recovery Stored Charge		Q _{RR}	-	0.36	_	μC
Reverse Recovery Time		t _{rr}	-	234	_	ns
	(I _F = 10 Adc, V _R = 720 Vdc,	ta	-	149	—	1
	$dI_F/dt = 100 \text{ A}/\mu \text{s}, T_J = 125^{\circ}\text{C}$	t _b	-	85	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	1.40	—	μC
INTERNAL PACKAGE INDUCTANC	E					_
Internal Emitter Inductance (Measured from the emitter lead	0.25" from package to emitter bond pad)	LE	_	13	_	nH

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C



Figure 3. Transfer Characteristics

40 Tj = 125°C V_{GE} = 20 V IC, COLLECTOR CURRENT (AMPS) 30 17.5 V 20 15 V 12.5 V 10 10 V 0 2 4 5 0 3 6 7 1 8 VCE, COLLECTOR-TO-EMITTER VOLTAGE (VOLTS)

Figure 2. Output Characteristics, $T_J = 125^{\circ}C$



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature

MGW12N120D

Tj = 25°C

200

50

Cies

Coes

Cres

7.5 A

5 A

30

8

Collector-to-Emitter Current

9

40

150



Figure 8. Total Switching Losses versus **Case Temperature**



4-33

10

MGW12N120D



Figure 12. Thermal Response

Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operations at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–247 Package with Isolated Mounting Hole
- High Speed Eoff: 60 μJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA



IGBT & DIODE IN TO-247 20 A @ 90°C 32 A @ 25°C 600 VOLTS SHORT CIRCUIT RATED



CASE 340F–03, Style 4 TO–247AE

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	600	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	VCGR	600	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	32 20 64	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	142 1.14	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, T _{stg}	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 360 Vdc, V_{GE} = 15 Vdc, T_J = 25°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	0.88 2.00 45	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

MAXIMUM RATINGS ($T_{C} = 25^{\circ}C$ unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MGW20N60D

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1	1	1	
Collector-to-Emitter Breakdown V	oltage	BVCES				Vdc
(V _{GE} = 0 Vdc, I _C = 250 μAdc) Temperature Coefficient (Positive	e)		600 —	 870		mV/°C
Zero Gate Voltage Collector Curren	nt	ICES				μAdc
(VCE = 600 Vdc, VGE = 0 Vdc) (VCE = 600 Vdc, VGE = 0 Vdc,	TJ = 125°C)		_	_	100 2500	
Gate–Body Leakage Current (VGE	$= \pm 20$ Vdc, V _{CE} = 0 Vdc)	IGES	-	—	250	nAdc
ON CHARACTERISTICS (1)						
Collector-to-Emitter On-State Vol	tage	VCE(on)		0.00	0.05	Vdc
$(V_{GE} = 15 \text{ Vdc}, I_{C} = 10 \text{ Adc})$ $(V_{GE} = 15 \text{ Vdc}, I_{C} = 10 \text{ Adc}, T_{II}$	= 125°C)			2.30	2.85	
$(V_{GE} = 15 \text{ Vdc}, I_C = 20 \text{ Adc})$,		-	2.85	3.65	
Gate Threshold Voltage		VGE(th)				Vdc
(VCE = VGE, IC = 1 mAdc) Threshold Temperature Coefficie	ent (Negative)		4.0	6.0 10	8.0	mV/°C
Forward Transconductance (VCF =	= 10 Vdc, I _C = 20 Adc)	gfe	_	12		Mhos
DYNAMIC CHARACTERISTICS		010	1			
Input Capacitance		C _{ies}	_	2280	_	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc},$	C _{oes}	_	165	_	1
Transfer Capacitance		C _{res}	-	12	_	
SWITCHING CHARACTERISTICS ([1]		1			
Turn–On Delay Time		^t d(on)	_	59	—	ns
Rise Time	$V_{GF} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H}$	tr	_	61	_	1
Turn-Off Delay Time	$R_{G} = 20 \Omega, T_{J} = 25^{\circ}C)$	^t d(off)	_	150	_	1
Fall Time	Energy losses include tail	tf	-	212	—	1
Turn–Off Switching Loss	1	E _{off}	-	0.60	0.85	mJ
Turn–On Switching Loss]	E _{on}	-	0.75	—	1
Total Switching Loss	1	E _{ts}	-	1.35	—	1
Turn–On Delay Time		td(on)	-	51	—	ns
Rise Time	$V_{GE} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H}$	tr	-	77	—	1
Turn–Off Delay Time	$R_{G} = 20 \Omega, T_{J} = 125^{\circ}C)$	^t d(off)	-	184	—	1
Fall Time		tf	-	392	—]
Turn–Off Switching Loss]	E _{off}	—	1.20	—	mJ
Turn–On Switching Loss]	E _{on}	—	1.50	—	
Total Switching Loss		E _{ts}	—	2.70	—	
Gate Charge		QT	—	74	—	nC
	(V _{CC} = 360 Vdc, I _C = 20 Adc, V _{CF} = 15 Vdc)	Q ₁	—	19	—	
		Q ₂	—	27	—	
DIODE CHARACTERISTICS						
Diode Forward Voltage Drop		VFEC		1 50	1.00	Vdc
$(I_{EC} = 10 \text{ Adc})$ $(I_{EC} = 10 \text{ Adc}, T_J = 125^{\circ}\text{C})$				1.30		
$(I_{EC} = 20 \text{ Adc})$				1.70	2.15	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	Characteristic		Min	Тур	Max	Unit
DIODE CHARACTERISTICS — cont	inued					
Reverse Recovery Time		t _{rr}	-	117	—	ns
	(I _F = 20 Adc, V _R = 360 Vdc, dI _F /dt = 200 A/μs)	ta	_	70	—	
		t _b	-	47	—	
Reverse Recovery Stored Charge		Q _{RR}	-	1.2	_	μC
Reverse Recovery Time		t _{rr}	-	166	—	ns
	(I _F = 20 Adc, V _R = 360 Vdc,	ta	-	98	—	
	$dI_F/dt = 200 A/\mu s, T_J = 125^{\circ}C)$	t _b	-	68	—	
Reverse Recovery Stored Charge		Q _{RR}	—	1.9	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH





Figure 1. Output Characteristics, T_J = 25°C



Figure 3. Transfer Characteristics



Figure 2. Output Characteristics, T_J = 125°C





MGW20N60D



Gate Resistance

MGW20N60D



Designer's™ Data Sheet Insulated Gate Bipolar Transistor N–Channel Enhancement–Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time. Fast switching characteristics result in efficient operation at high frequencies.

- Industry Standard High Power TO–247 Package with Isolated Mounting Hole
- High Speed E_{off}: 160 μJ/A typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Robust High Voltage Termination



Motorola Preferred Device

IGBT IN TO-247 20 A @ 90°C 28 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED



G

CASE 340F–03, Style 4 TO–247AE

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	1200	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	VCGR	1200	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ T _C = 25°C — Continuous @ T _C = 90°C — Repetitive Pulsed Current (1)	I _{C25} I _{C90} I _{СМ}	28 20 56	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	174 1.39	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 720 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Ambient	R _{θJC} R _{θJA}	0.7 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	тլ	260	°C
Mounting Torque, 6–32 or M3 screw	10	lbf•in (1.13 N•m)	

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1			
Collector-to-Emitter Breakdown Voltage $(V_{GE} = 0 \text{ Vdc}, I_C = 25 \mu \text{Adc})$ Temperature Coefficient (Positive)		BVCES	1200		_	Vdc mV/°C
Emitter-to-Collector Breakdown Vo	oltage (V _{GE} = 0 Vdc, I _{EC} = 100 mAdc)	BVECS	25	_		Vdc
Zero Gate Voltage Collector Curren ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}$) ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}$,	t TJ = 125°C)	ICES			100 2500	μAdc
Gate–Body Leakage Current (VGE	= \pm 20 Vdc, V _{CE} = 0 Vdc)	IGES	-	—	250	nAdc
ON CHARACTERISTICS (1)			1	1		
$\label{eq:constraint} \begin{array}{c} \mbox{Collector-to-Emitter On-State Volt} \\ (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 10 \mbox{ Adc}) \\ (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 10 \mbox{ Adc}, \mbox{ T}_{J} = (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 20 \mbox{ Adc}) \end{array}$	age = 125°C)	VCE(on)		3.00 2.36 2.90	3.54 4.99	Vdc
Gate Threshold Voltage (V _{CE} = V _{GE} , I _C = 1.0 mAdc) Threshold Temperature Coefficie	nt (Negative)	VGE(th)	4.0	6.0 10	8.0 —	Vdc mV/°C
Forward Transconductance (V_{CE} = 10 Vdc, I_C = 20 Adc)		9fe	-	12	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		Cies	-	1860		pF
Output Capacitance	$(V_{CE} = 25 \text{ vdc}, V_{GE} = 0 \text{ vdc}, f = 1.0 \text{ MHz})$	C _{oes}	-	122	-	
Transfer Capacitance		Cres	—	29	—	
SWITCHING CHARACTERISTICS (1)					
Turn–On Delay Time		^t d(on)	-	88	-	ns
Rise Time	$(V_{CC} = 720 \text{ Vdc}, I_C = 20 \text{ Adc},$	tr	-	103	-	
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ $R_{G} = 20 \Omega, T_{1} = 25^{\circ}\text{C}$	^t d(off)	-	190	-	
Fall Time	Energy losses include "tail"	t _f	-	284	-	
Turn–Off Switching Loss		E _{off}	-	1.65	3.75	mJ
Turn–On Delay Time		td(on)	-	83	-	ns
Rise Time	$(V_{CC} = 720 \text{ Vdc}, I_{C} = 20 \text{ Adc},$	tr	-	107	—	1
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ BC = 20 Q, T = 125°C)	td(off)	-	216	—	1
Fall Time	Energy losses include "tail"	t _f	-	494	—	1
Turn–Off Switching Loss		E _{off}	-	3.19	—	mJ
Gate Charge		QT	_	62	-	nC
	$(V_{CC} = 720 \text{ Vdc}, \text{ I}_{C} = 20 \text{ Adc}, V_{CE} = 15 \text{ Vdc})$	Q ₁	-	21	-	1
		Q2		25		1
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead	0.25" from package to emitter bond pad)	LE	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 5. Capacitance Variation



Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature



Figure 6. Gate-to-Emitter Voltage versus Total Charge

MGW20N120



MGW20N120



Figure 12. Thermal Response

Designer's™ Data Sheet Insulated Gate Bipolar Transistor N–Channel Enhancement–Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operation at high frequencies.

- Industry Standard High Power TO–247 Package with Isolated Mounting Hole
- High Speed E_{off}: 60 μJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Robust High Voltage Termination
- Robust RBSOA



Motorola Preferred Device

IGBT IN TO-247 30 A @ 90°C 50 A @ 25°C 600 VOLTS SHORT CIRCUIT RATED



G

CASE 340F–03, Style 4 TO–247AE

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	600	Vdc
Collector–Gate Voltage ($R_{GE} = 1.0 M\Omega$)	VCGR	600	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	50 30 100	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	202 1.61	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, T _{stg}	-55 to 150	°C
Short Circuit Withstand Time (V _{CC} = 360 Vdc, V _{GE} = 15 Vdc, T _J = 25°C, R _G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Ambient	R _θ JC R _θ JA	0.62 45	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MGW30N60

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1			
Collector-to-Emitter Breakdown Vo (V _{GE} = 0 Vdc, I _C = 250 µAdc) Temperature Coefficient (Positive	Collector-to-Emitter Breakdown Voltage $(V_{GE} = 0 Vdc, I_C = 250 \mu Adc)$ Temperature Coefficient (Positive)		600 —			Vdc mV/°C
Emitter-to-Collector Breakdown Vo	bltage (V _{GE} = 0 Vdc, I _{EC} = 100 mAdc)	BVECS	25	-	_	Vdc
Zero Gate Voltage Collector Curren (V _{CE} = 600 Vdc, V _{GE} = 0 Vdc) (V _{CE} = 600 Vdc, V _{GE} = 0 Vdc, 1	t ⁻J = 125°C)	ICES	=	_	100 2500	μAdc
Gate-Body Leakage Current (VGE	= \pm 20 Vdc, V _{CE} = 0 Vdc)	IGES	—	—	250	nAdc
ON CHARACTERISTICS (1)			•			
$\label{eq:constant} \begin{array}{ c c } \hline Collector-to-Emitter On-State Volt \\ (V_{GE}=15 \ Vdc, \ I_{C}=15 \ Adc) \\ (V_{GE}=15 \ Vdc, \ I_{C}=15 \ Adc, \ T_{J} \\ (V_{GE}=15 \ Vdc, \ I_{C}=30 \ Adc) \end{array}$	age = 125°C)	VCE(on)		2.20 2.10 2.60	2.90 — 3.45	Vdc
Gate Threshold Voltage (V _{CE} = V _{GE} , I _C = 1 mAdc) Threshold Temperature Coefficie	nt (Negative)	VGE(th)	4.0	6.0 10	8.0 —	Vdc mV/°C
Forward Transconductance (V_{CE} = 10 Vdc, I _C = 30 Adc)		9fe	-	15	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		Cies	-	4280	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ vac}, V_{GE} = 0 \text{ vac}, f = 1.0 \text{ MHz})$	Coes	-	275	—	
Transfer Capacitance		Cres	-	19	—	
SWITCHING CHARACTERISTICS (1)					
Turn-On Delay Time		^t d(on)		76	_	ns
Rise Time	$(V_{CC} = 360 \text{ Vdc}, I_C = 30 \text{ Adc},$	tr	-	80	-	
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ R _C = 20 Ω , T ₁ = 25°C)	^t d(off)	-	348	-	
Fall Time	Energy losses include "tail"	tf	-	188	-	
Turn–Off Switching Loss		E _{off}	-	0.98	1.28	mJ
Turn-On Delay Time		^t d(on)	-	73	—	ns
Rise Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 30 \text{ Adc},$	tr	_	95	—	
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$	^t d(off)	_	394	_	
Fall Time	Energy losses include "tail"	tf	_	418	_	
Turn–Off Switching Loss		E _{off}	- 1	1.90	_	mJ
Gate Charge		QT	_	150	_	nC
	$(V_{CC} = 360 \text{ Vdc}, I_C = 30 \text{ Adc},$	Q ₁	_	30	_	
		Q2	-	45	_	
INTERNAL PACKAGE INDUCTANC	E		•			•
Internal Emitter Inductance (Measured from the emitter lead	0.25" from package to emitter bond pad)	LE	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS













Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature



Figure 6. Gate-to-Emitter Voltage versus Total Charge

Motorola TMOS Power MOSFET Transistor Device Data

MGW30N60



Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operation at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed Eoff: 160 μJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA

MGY20N120D

Motorola Preferred Device

IGBT & DIODE IN TO-264 20 A @ 90°C 28 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED





CASE 340G-02, Style 5 TO-264

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	1200	Vdc
Collector–Gate Voltage ($R_{GE} = 1.0 M\Omega$)	VCGR	1200	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current— Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	28 20 56	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	174 1.39	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V _{CC} = 720 Vdc, V _{GE} = 15 Vdc, T _J = 125°C, R _G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	0.7 1.1 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C
Mounting Torque, 6–32 or M3 screw	10	lbf∙in (1.13 N∙m)	

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MGY20N120D

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-		1	1	
Collector-to-Emitter Breakdown V	oltage	BVCES				Vdc
(V _{GE} = 0 Vdc, I _C = 25 μAdc) Temperature Coefficient (Positive	9)		1200	 870		mV/°C
Zero Gate Voltage Collector Currer	nt	ICES				μAdc
$(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$ $(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$	TJ = 125°C)		_	_	100 2500	
Gate–Body Leakage Current (VGE	$= \pm 20$ Vdc, V _{CE} = 0 Vdc)	IGES	—	—	250	nAdc
ON CHARACTERISTICS (1)		_				
Collector-to-Emitter On-State Volt	tage	VCE(on)		2.00	2.54	Vdc
$(V_{GF} = 15 \text{ Vdc}, 1C = 10 \text{ Adc})$ (V_{GF} = 15 Vdc, 1C = 10 Adc, T_J	= 125°C)			2.36	3.54	
$(V_{GE} = 15 \text{ Vdc}, I_C = 20 \text{ Adc})$			-	2.90	4.99	
Gate Threshold Voltage		VGE(th)				Vdc
$V_{CE} = V_{GE}$, $I_{C} = 1.0$ mAdc) Threshold Temperature Coefficie	ent (Negative)		4.0	6.0 10	8.0	mV/°C
Forward Transconductance (V _{CF} =	= 10 Vdc, I _C = 20 Adc)		_	12	_	Mhos
DYNAMIC CHARACTERISTICS					1	
Input Capacitance		C _{ies}	-	1876	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	- 1	208	_	
Transfer Capacitance		C _{res}		31		1
SWITCHING CHARACTERISTICS (1)	•	•			
Turn–On Delay Time		^t d(on)	-	88	-	ns
Rise Time	$V_{GF} = 15 \text{ Vdc}, \text{ IC} = 20 \text{ Adc},$	t _r	-	103	—	1
Turn–Off Delay Time	$R_G = 20 \Omega, T_J = 25^{\circ}C)$	^t d(off)	-	190	—	1
Fall Time		t _f	-	284	—	1
Turn–Off Switching Loss		E _{off}	-	1.65	3.75	mJ
Turn–On Switching Loss		Eon	-	2.42	7.68	1
Total Switching Loss		E _{ts}	-	4.07	11.43	1
Turn–On Delay Time		^t d(on)	-	83	—	ns
Rise Time	$V_{GF} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H}$	tr	-	107	—	
Turn–Off Delay Time	$R_{G} = 20 \Omega, T_{J} = 125^{\circ}C)$	^t d(off)	-	216	—	1
Fall Time		t _f	-	494	—	1
Turn–Off Switching Loss		E _{off}	-	3.19	—	mJ
Turn–On Switching Loss		Eon	-	4.26	—	1
Total Switching Loss		E _{ts}	-	7.45	—]
Gate Charge		QT	-	63	—	nC
	(V _{CC} = 720 Vdc, I _C = 20 Adc, V _{CF} = 15 Vdc)	Q ₁	-	20	—]
		Q ₂	—	27	—	
DIODE CHARACTERISTICS						
Diode Forward Voltage Drop		VFEC		2.02	2 50	Vdc
$(I_{EC} = 10 \text{ Adc})$ $(I_{EC} = 10 \text{ Adc}, T_{J} = 125^{\circ}\text{C})$				1.73	3.59	
$(I_{EC} = 20 \text{ Adc})$			-	3.67	4.57	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
DIODE CHARACTERISTICS — cont	inued					
Reverse Recovery Time		t _{rr}	—	114	—	ns
	(I _F = 20 Adc, V _R = 720 Vdc, dI _F /dt = 150 A/µs)	ta	—	74	—	
		t _b	—	40	—	
Reverse Recovery Stored Charge		Q _{RR}	—	0.68	—	μC
Reverse Recovery Time	(I _F = 20 Adc, V _R = 720 Vdc,	t _{rr}	—	224	—	ns
		ta	—	149	—	
	$dI_F/dt = 150 \text{ A}/\mu \text{s}, T_J = 125^{\circ}\text{C}$)	t _b	—	75	—	
Reverse Recovery Stored Charge		Q _{RR}	—	2.40	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C



Figure 3. Transfer Characteristics

60 V_{GE} = 20 V .T.j = 125°C 15 V -IC, COLLECTOR CURRENT (AMPS) 50 17.5 V 40 12.5 V 30 10 V 20 10 0 **L** 0 2 4 6 8 VCE, COLLECTOR-TO-EMITTER VOLTAGE (VOLTS)

Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature

MGY20N120D



Figure 5. Capacitance Variation



Figure 5b. High Voltage Capacitance Variation



Figure 6. Gate-to-Emitter and Collector-to-Emitter Voltage versus Total Charge



Case Temperature



Figure 7. Total Switching Losses versus Gate Resistance



Figure 9. Total Switching Losses versus Collector-to-Emitter Current

MGY20N120D



Figure 12. Thermal Response

Designer's[™] Data Sheet Insulated Gate Bipolar Transistor N–Channel Enhancement–Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time. Fast switching characteristics result in efficient operation at high frequencies.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed E_{off}: 273 μJ/A typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Robust High Voltage Termination



MGY25N120

Motorola Preferred Device

IGBT IN TO-264 25 A @ 90°C 38 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED



CASE 340G-02, Style 5 TO-264

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	1200	Vdc
Collector–Gate Voltage ($R_{GE} = 1.0 M\Omega$)	VCGR	1200	Vdc
Gate-Emitter Voltage — Continuous	VGE	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	38 25 76	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	212 1.69	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 720 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Ambient	R _θ JC R _θ JA	0.6 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	260	°C
Mounting Torque, 6–32 or M3 screw	10	lbf•in (1.13 N•m)	

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	1					
Collector-to-Emitter Breakdown Vo (V _{GE} = 0 Vdc, I _C = 25 µAdc) Temperature Coefficient (Positive	Collector–to–Emitter Breakdown Voltage (V _{GE} = 0 Vdc, I _C = 25 μAdc) Temperature Coefficient (Positive)		1200	 960	_	Vdc mV/°C
Emitter-to-Collector Breakdown Vo	ltage (V _{GE} = 0 Vdc, I _{EC} = 100 mAdc)	BVECS	25			Vdc
Zero Gate Voltage Collector Current ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}$) ($V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		ICES			100 2500	μAdc
Gate-Body Leakage Current (VGE	= \pm 20 Vdc, V _{CE} = 0 Vdc)	IGES	- 1	—	250	nAdc
ON CHARACTERISTICS (1)			•			
$\label{eq:constraint} \fboxline \begin{tabular}{lllllllllllllllllllllllllllllllllll$	age J = 125°C)	VCE(on)		2.37 2.15 2.98	3.24 — 4.19	Vdc
Gate Threshold Voltage (V _{CE} = V _{GE} , I _C = 1.0 mAdc) Threshold Temperature Coefficie	nt (Negative)	VGE(th)	4.0	6.0 10	8.0 —	Vdc mV/°C
Forward Transconductance (V_{CE} = 10 Vdc, I_C = 25 Adc)		9fe	—	12	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		Cies	-	2795	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	—	181	—	
Transfer Capacitance		Cres	—	45	—	
SWITCHING CHARACTERISTICS (1)					
Turn-On Delay Time		^t d(on)		91	_	ns
Rise Time	$(V_{CC} = 720 \text{ Vdc}, I_C = 25 \text{ Adc},$	tr		124		
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ $R_{G} = 20 \Omega, T_{1} = 25^{\circ}\text{C}$	^t d(off)	-	196	-	
Fall Time	Energy losses include "tail"	t _f	_	310	—	
Turn–Off Switching Loss		E _{off}	-	2.44	4.69	mJ
Turn–On Delay Time		^t d(on)	-	88	-	ns
Rise Time	$(V_{CC} = 720 \text{ Vdc}, I_{C} = 25 \text{ Adc},$	tr	-	126	-	1
Turn–Off Delay Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ BC = 20 $\Omega, T_{\mu} = 125^{\circ}\text{C}$	^t d(off)	-	236	—	1
Fall Time	Energy losses include "tail"	t _f	-	640	—	1
Turn–Off Switching Loss		E _{off}	-	5.40	—	mJ
Gate Charge		QT	_	97	-	nC
	$(V_{CC} = 720 \text{ Vdc}, \text{ IC} = 25 \text{ Adc}, V_{CE} = 15 \text{ Vdc})$	Q ₁	- 1	31	-	1
		Q2		40	_	1
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead	0.25" from package to emitter bond pad)	LE	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. Transfer Characteristics



Figure 5. Capacitance Variation



Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector–to–Emitter Saturation Voltage versus Junction Temperature



Figure 6. Gate-to-Emitter Voltage versus Total Charge

MGY25N120



MGY25N120



Figure 12. Thermal Response

Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operation at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed E_{off}: 226 μJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- · Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA

Motorola Preferred Device

MGY25N120D

IGBT & DIODE IN TO-264 25 A @ 90°C 38 A @ 25°C 1200 VOLTS SHORT CIRCUIT RATED





CASE 340G-02, Style 5 TO-264

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	1200	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	VCGR	1200	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ T _C = 25°C — Continuous @ T _C = 90°C — Repetitive Pulsed Current (1)	IC25 IC90 ICM	38 25 76	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	212 1.69	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 720 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	0.6 0.9 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ТL	260	°C
Mounting Torque, 6–32 or M3 screw	10	lbf∙in (1.13 N∙m)	

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MGY25N120D

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Ch	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1			
Collector-to-Emitter Breakdown	/oltage	BVCES				Vdc
(VGE = 0 Vdc, IC = 25 µAdc) Temperature Coefficient (Positiv	ve)		1200	 960		mV/°C
Zero Gate Voltage Collector Current		ICES			100	μAdc
$(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$ $(V_{CE} = 1200 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$;) c, TJ = 125°C)			_	2500	
Gate–Body Leakage Current (VG	$E = \pm 20$ Vdc, V _{CE} = 0 Vdc)	IGES	-	_	250	nAdc
ON CHARACTERISTICS (1)						
Collector-to-Emitter On-State Vo	Itage	V _{CE(on)}		0.07	0.01	Vdc
$(V_{GE} = 15 \text{ Vdc}, I_{C} = 12.5 \text{ Adc})$ $(V_{GE} = 15 \text{ Vdc}, I_{C} = 12.5 \text{ Adc})$	T ı = 125°C)			2.37	3.24	
$(V_{GE} = 15 \text{ Vdc}, I_C = 25 \text{ Adc})$			-	2.98	4.19	
Gate Threshold Voltage		VGE(th)				Vdc
(VCE = VGE, IC = 1.0 mAdc) Threshold Temperature Coeffici	ent (Negative)		4.0	6.0 10	8.0	mV/°C
Forward Transconductance (V _{CE}	$= 10 \text{ Vdc}, \text{ I}_{\text{C}} = 20 \text{ Adc})$			12		Mhos
DYNAMIC CHARACTERISTICS			1		1	
Input Capacitance		C _{ies}	-	1859	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	-	198	_	1
Transfer Capacitance		C _{res}	-	30	_	
SWITCHING CHARACTERISTICS	(1)	•	1			•
Turn–On Delay Time		^t d(on)	-	91	—	ns
Rise Time	$V_{GF} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H}$	tr	-	124	—	1
Turn–Off Delay Time	$R_{G} = 20 \Omega, T_{J} = 25^{\circ}C)$	^t d(off)	-	196	—	1
Fall Time	Energy losses include tail	t _f	_	310	_	1
Turn–Off Switching Loss	7	E _{off}	-	2.44	4.69	mJ
Turn–On Switching Loss	7	Eon	-	3.14	9.69	1
Total Switching Loss	7	E _{ts}	-	5.58	14.38	1
Turn–On Delay Time		^t d(on)	-	88	—	ns
Rise Time	$V_{GE} = 15 \text{ Vdc}, \text{ L} = 300 \mu\text{H}$	t _r	-	126	—	1
Turn–Off Delay Time	$R_G = 20 \Omega, T_J = 125^{\circ}C)$	^t d(off)	-	236	—	1
Fall Time		t _f	-	640	—	1
Turn–Off Switching Loss	7	E _{off}	-	5.40	—	mJ
Turn–On Switching Loss	7	E _{on}	-	5.03	—	1
Total Switching Loss	7	E _{ts}	-	10.43	—	1
Gate Charge		QT	-	62	—	nC
	$(V_{CC} = 720 \text{ Vdc}, I_{C} = 25 \text{ Adc}, V_{CE} = 15 \text{ Vdc})$	Q ₁	-	22	—	1
		Q ₂	—	25	—	
DIODE CHARACTERISTICS						
Diode Forward Voltage Drop		VFEC		0.00	2.50	Vdc
$(I_{EC} = 12.5 \text{ Adc})$ $(I_{EC} = 12.5 \text{ Adc}, T_{J} = 125^{\circ}\text{C})$				2.89 1.75	3.50	
$(I_{EC} = 25 \text{ Adc})$			-	3.65	4.45	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
DIODE CHARACTERISTICS — cont	tinued					
Reverse Recovery Time		t _{rr}	—	114	—	ns
	(I _F = 25 Adc, V _R = 720 Vdc, dI _F /dt = 150 A/μs)	ta	—	71	—]
		tb	-	43	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.65	_	μC
Reverse Recovery Time	(IF = 25 Adc, V _R = 720 Vdc,	t _{rr}	—	226	_	ns
		ta	—	165	—	1
	$dI_F/dt = 150 \text{ A}/\mu \text{s}, \text{ T}_J = 125^{\circ}\text{C}$)	t _b	—	61	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	1.90	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C



Figure 3. Transfer Characteristics



Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature

MGY25N120D

16

14

12

10

8

6

4

2

0

0 5 10 15 20 25

Q1

V_{GE}, GATE-TO-EMITTER VOLTAGE (VOLTS)



0-

Q2

Figure 5. Capacitance Variation



Figure 5b. High Voltage Capacitance Variation



Figure 6. Gate-to-Emitter and Collector-to-Emitter Voltage versus Total Charge

30 35 40 45 50

Qq, TOTAL GATE CHARGE (nC)



Case Temperature

Figure 7. Total Switching Losses versus Gate Resistance

50



Figure 9. Turn–Off Losses versus Collector–to–Emitter Current

MGY25N120D



Figure 12. Thermal Response

Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operations at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed E_{off}: 60 µJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- · Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA



Motorola Preferred Device

IGBT & DIODE IN TO-264 30 A @ 90°C 50 A @ 25°C 600 VOLTS SHORT CIRCUIT RATED





CASE 340G-02, Style 5 TO-264

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	600	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	VCGR	600	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	50 30 100	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	202 1.61	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 360 Vdc, V_{GE} = 15 Vdc, T_J = 25°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	0.62 1.41 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ТL	260	°C
Mounting Torque, 6–32 or M3 screw	10	lbf∙in (1.13 N∙m)	

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-		1		
Collector-to-Emitter Breakdown V	oltage	BVCES				Vdc
(V _{GE} = 0 Vdc, I _C = 250 μAdc) Temperature Coefficient (Positive	e)		600 —	 870		mV/°C
Zero Gate Voltage Collector Current		ICES			400	μAdc
(VCE = 600 Vdc, VGE = 0 Vdc) (VCE = 600 Vdc, VGE = 0 Vdc, ⁻	T _J = 125°C)		-	_	100 2500	
Gate–Body Leakage Current (VGE	$= \pm 20$ Vdc, V _{CE} = 0 Vdc)	IGES	-	—	250	nAdc
ON CHARACTERISTICS (1)		_				
Collector-to-Emitter On-State Volt	tage	VCE(on)		2.20	2.00	Vdc
$(V_{GE} = 15 \text{ Vdc}, 1C = 15 \text{ Adc})$ $(V_{GE} = 15 \text{ Vdc}, 1C = 15 \text{ Adc}, T_{J}$	= 125°C)			2.20	2.90	
$(V_{GE} = 15 \text{ Vdc}, I_{C} = 30 \text{ Adc})$				2.60	3.45	
Gate Threshold Voltage		VGE(th)		6.0		Vdc
(VCE = VGE, IC = TIIAdc) Threshold Temperature Coefficie	ent (Negative)		4.0	10	8.0 —	mV/°C
Forward Transconductance (VCE =	= 10 Vdc, I _C = 30 Adc)		<u> </u>	15	_	Mhos
DYNAMIC CHARACTERISTICS			1			
Input Capacitance		C _{ies}	-	4280	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	-	225	—	1
Transfer Capacitance	1	C _{res}	-	19	—	1
SWITCHING CHARACTERISTICS (1)	•				
Turn-On Delay Time		^t d(on)	—	76	—	ns
Rise Time		tr	-	80	—	
Turn-Off Delay Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 30 \text{ Adc},$	^t d(off)	-	348	—	
Fall Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ $B_{C} = 20 \Omega, T_{I} = 25^{\circ}\text{C}$	t _f	-	188	—]
Turn–Off Switching Loss	Energy losses include "tail"	E _{off}	-	0.98	1.28	mJ
Turn–On Switching Loss		Eon	-	2.00	—]
Total Switching Loss		E _{ts}	-	2.98	—]
Turn-On Delay Time		^t d(on)	-	73	—	ns
Rise Time]	t _r	-	95	—	1
Turn-Off Delay Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 30 \text{ Adc},$	^t d(off)	-	394	—	1
Fall Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ BC = 20 Ω , T = 125°C)	t _f	-	418	—	1
Turn–Off Switching Loss	Energy losses include "tail"	E _{off}	-	1.90	—	mJ
Turn–On Switching Loss	1	Eon	-	3.10	—	1
Total Switching Loss	1	E _{ts}	-	5.00	—	1
Gate Charge		QT	-	150	—	nC
	(V _{CC} = 360 Vdc, I _C = 30 Adc, V _{GF} = 15 Vdc)	Q ₁	-	30	—]
		Q2	-	45	—	
DIODE CHARACTERISTICS						
Diode Forward Voltage Drop		VFEC		1 30	1.80	Vdc
$(I_{EC} = 15 \text{ Adc}, T_{J} = 125^{\circ}\text{C})$			_	1.10		
(I _{EC} = 30 Adc)			<u> </u>	1.45	2.05	

(1) Pulse Test: Pulse Width $\leq 300~\mu s,~\text{Duty}~\text{Cycle} \leq 2\%.$

(continued)
MGY30N60D

ELECTRICAL CHARACTERISTICS — continued (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
DIODE CHARACTERISTICS - con	tinued					
Reverse Recovery Time		t _{rr}	-	153	—	ns
	(I _F = 30 Adc, V _R = 360 Vdc, dI _F /dt = 200 A/µs)	ta	—	82	—]
		tb	-	71	—	
Reverse Recovery Stored Charge		Q _{RR}	—	2.3	—	μC
Reverse Recovery Time		t _{rr}	-	208	_	ns
	(I _F = 30 Adc, V _R = 360 Vdc,	ta	-	117	—	1
	$dI_F/dt = 200 \text{ A}/\mu \text{s}, T_J = 125^{\circ}\text{C}$	t _b	-	91	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	3.8	—	μC
INTERNAL PACKAGE INDUCTANC	E					_
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH



Figure 1. Output Characteristics, $T_J = 25^{\circ}C$



Figure 3. Transfer Characteristics

60 Tj = 125°C 12.5 V V_{GE} = 20 V IC, COLLECTOR CURRENT (AMPS) 17.5 V 10 V 15 V 40 20 0 0 2 3 4 5 VCE, COLLECTOR-TO-EMITTER VOLTAGE (VOLTS)

Figure 2. Output Characteristics, T_J = 125°C





TYPICAL ELECTRICAL CHARACTERISTICS

MGY30N60D



MGY30N60D



Instantaneous Forward Current

Designer's™ Data Sheet Insulated Gate Bipolar Transistor N–Channel Enhancement–Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operations at high frequencies.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed Eoff: 60 µJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- Robust High Voltage Termination
- Robust RBSOA



Motorola Preferred Device

IGBT IN TO-264 40 A @ 90°C 66 A @ 25°C 600 VOLTS SHORT CIRCUIT RATED



CASE 340G-02, Style 5 TO-264

GC

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	600	Vdc
Collector–Gate Voltage ($R_{GE} = 1.0 M\Omega$)	VCGR	600	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	66 40 132	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	260 2.08	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, T _{stg}	-55 to 150	°C
Short Circuit Withstand Time (V _{CC} = 360 Vdc, V _{GE} = 15 Vdc, T _J = 25°C, R _G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Ambient	R _{θJC} R _{θJA}	0.48 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MGY40N60

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1			
Collector-to-Emitter Breakdown Vo (V _{GE} = 0 Vdc, I _C = 250 µAdc) Temperature Coefficient (Positive)	BVCES	600 —			Vdc mV/°C
Emitter-to-Collector Breakdown Vo	oltage (V _{GE} = 0 Vdc, I _{EC} = 100 mAdc)	BVECS	25	-	_	Vdc
Zero Gate Voltage Collector Curren ($V_{CE} = 600 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}$) ($V_{CE} = 600 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, \text{ T}$	t ⁻ J = 125°C)	ICES	=	_	100 2500	μAdc
Gate-Body Leakage Current (VGE	= \pm 20 Vdc, V _{CE} = 0 Vdc)	IGES	_	—	250	nAdc
ON CHARACTERISTICS (1)			•			
$\label{eq:constant} \begin{array}{c} \mbox{Collector-to-Emitter On-State Volt} \\ (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 20 \mbox{ Adc}) \\ (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 20 \mbox{ Adc}, \mbox{ T}_{J} = (V_{GE} = 15 \mbox{ Vdc}, \mbox{ I}_{C} = 40 \mbox{ Adc}) \end{array}$	age = 125°C)	VCE(on)		2.20 2.10 2.60	2.80 3.25	Vdc
Gate Threshold Voltage ($V_{CE} = V_{GE}$, $I_C = 1 \text{ mAdc}$) Threshold Temperature Coefficie	nt (Negative)	VGE(th)	4.0	6.0 10	8.0 —	Vdc mV/°C
Forward Transconductance (V _{CE} =	10 Vdc, I _C = 40 Adc)	9fe	—	12	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(1/2) = -25 $(1/2) = -0$ $(1/2)$	Cies		6810	_	pF
Output Capacitance	f = 1.0 MHz	C _{oes}	-	464	_	
Transfer Capacitance		Cres	-	15	-	
SWITCHING CHARACTERISTICS (1)					
Turn-On Delay Time		^t d(on)	-	126		ns
Rise Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 40 \text{ Adc},$	tr		95		
Turn–Off Delay Time	$V_{GE} = 15 V_{ac}, L = 300 \mu H$ $R_{G} = 20 \Omega, T_{1} = 25^{\circ}C)$	^t d(off)	-	530	—	
Fall Time	Energy losses include "tail"	t _f	-	180	-	
Turn–Off Switching Loss		Eoff	-	1.50	2.10	mJ
Turn–On Delay Time		^t d(on)	-	113	—	ns
Rise Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 40 \text{ Adc},$	tr	-	104	-	
Turn–Off Delay Time	V _{GE} = 15 Vdc, L = 300 μH B _C = 20 Ω, T _L = 125°C)	^t d(off)	-	588	-	
Fall Time	Energy losses include "tail"	t _f	-	346	-	
Turn–Off Switching Loss		E _{off}	-	2.70	—	mJ
Gate Charge		QT	-	248	-	nC
	(V _{CC} = 360 Vdc, I _C = 40 Adc, V _{CF} = 15 Vdc)	Q ₁	—	49	—	
		Q ₂	_	81	—	
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead	0.25" from package to emitter bond pad)	LE	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. Transfer Characteristics



Figure 5. Capacitance Variation



Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature



Figure 6. Gate-to-Emitter Voltage versus Total Charge

MGY40N60



Designer's[™] Data Sheet Insulated Gate Bipolar Transistor with Anti-Parallel Diode N-Channel Enhancement-Mode Silicon Gate

This Insulated Gate Bipolar Transistor (IGBT) is co-packaged with a soft recovery ultra-fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage-blocking capability. Short circuit rated IGBT's are specifically suited for applications requiring a guaranteed short circuit withstand time such as Motor Control Drives. Fast switching characteristics result in efficient operations at high frequencies. Co-packaged IGBT's save space, reduce assembly time and cost.

- Industry Standard High Power TO–264 Package (TO–3PBL)
- High Speed Eoff: 60 µJ per Amp typical at 125°C
- High Short Circuit Capability 10 μs minimum
- · Soft Recovery Free Wheeling Diode is included in the package
- Robust High Voltage Termination
- Robust RBSOA

IGBT & DIODE IN TO-264 40 A @ 90°C

MGY40N60D

Motorola Preferred Device

66 A @ 25°C 600 VOLTS SHORT CIRCUIT RATED





CASE 340G-02, Style 5 TO-264

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	600	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 M Ω)	VCGR	600	Vdc
Gate-Emitter Voltage — Continuous	V _{GE}	±20	Vdc
Collector Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 90^{\circ}C$ — Repetitive Pulsed Current (1)	IC25 IC90 ICM	66 40 132	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	260 2.08	Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 360 Vdc, V_{GE} = 15 Vdc, T_J = 25°C, R_G = 20 Ω)	t _{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	R _θ JC R _θ JC R _θ JA	0.48 1.13 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	Т	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

(1) Pulse width is limited by maximum junction temperature.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MGY40N60D

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

С	haracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				1
Collector-to-Emitter Breakdown	Voltage	BVCES				Vdc
(VGE = 0 Vdc, IC = 250 µAdc) Temperature Coefficient (Posit	ive)		600 —	 870		mV/°C
Zero Gate Voltage Collector Curr	ent	ICES			100	μAdc
$(V_{CE} = 600 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$ $(V_{CE} = 600 \text{ Vdc}, V_{GE} = 0 \text{ Vdc})$;) ;, TJ = 125°C)				2500	
Gate-Body Leakage Current (Vc	$BE = \pm 20$ Vdc, $V_{CE} = 0$ Vdc)	IGES	- 1	-	250	nAdc
ON CHARACTERISTICS (1)		•				
Collector-to-Emitter On-State V	oltage	V _{CE(on)}		0.00	0.00	Vdc
(VGE = 15 Vdc, IC = 20 Adc) (VGE = 15 Vdc, IC = 20 Adc, T	- ı = 125°C)			2.20	2.80	
$(V_{GE} = 15 \text{ Vdc}, I_{C} = 40 \text{ Adc})$	5		-	2.60	3.25	
Gate Threshold Voltage		VGE(th)				Vdc
(V _{CE} = V _{GE} , I _C = 1 mAdc) Threshold Temperature Coeffic	cient (Negative)		4.0	6.0 10	8.0	mV/°C
Forward Transconductance (VCE	= 10 Vdc, I _C = 40 Adc)	gfe		12		Mhos
DYNAMIC CHARACTERISTICS			1		I	
Input Capacitance		C _{ies}	-	6810	—	pF
Output Capacitance	$(V_{CE} = 25 \text{ Vdc}, V_{GE} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oes}	-	464	_	1
Transfer Capacitance		C _{res}	- 1	15		1
SWITCHING CHARACTERISTICS	; (1)	•	•			•
Turn–On Delay Time		^t d(on)	-	126	-	ns
Rise Time		tr	-	95	—	1
Turn-Off Delay Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 40 \text{ Adc},$	^t d(off)	-	530	_	1
Fall Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ Rc = 20 Ω , T = 25°C)	tf	-	180	—	1
Turn–Off Switching Loss	Energy losses include "tail"	Eoff	-	1.50	2.10	mJ
Turn–On Switching Loss		Eon	-	2.30	—	1
Total Switching Loss		E _{ts}	-	3.80	—	1
Turn–On Delay Time		^t d(on)	-	113	—	ns
Rise Time		tr	-	104	—	1
Turn-Off Delay Time	$(V_{CC} = 360 \text{ Vdc}, I_{C} = 40 \text{ Adc},$	^t d(off)	- 1	588	—	
Fall Time	$V_{GE} = 15 \text{ Vdc}, L = 300 \mu\text{H}$ BC = 20 Q, T = 125°C)	tf	- 1	346	—	
Turn–Off Switching Loss	Energy losses include "tail"	Eoff	- 1	2.70	—	mJ
Turn–On Switching Loss		E _{on}	- 1	3.80	_	1
Total Switching Loss		E _{ts}	<u> </u>	6.50	_	1
Gate Charge		QT	l –	248	- 1	nC
	$(V_{CC} = 360 \text{ Vdc}, \text{ I}_{C} = 40 \text{ Adc}, V_{CC} = 15 \text{ Vdc})$	Q ₁	- 1	49	_	1
		Q ₂	—	81	—	
DIODE CHARACTERISTICS						
Diode Forward Voltage Drop		VFEC		1.40	1 70	Vdc
(IEC = 20 Adc) $(IEC = 20 \text{ Adc}, T_{.1} = 125^{\circ}\text{C})$				1.19	- 1.70	
$(I_{EC} = 40 \text{ Adc})$			-	1.36	2.00	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(continued)

ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
DIODE CHARACTERISTICS - cont	tinued					
Reverse Recovery Time		t _{rr}	-	138	—	ns
	(I _F = 40 Adc, V _R = 360 Vdc,	ta	-	78	—	1
	dI _F /dt = 200 A/µs)	t _b	-	60	—	1
Reverse Recovery Stored Charge		Q _{RR}	-	2.1	—	μC
Reverse Recovery Time		t _{rr}	-	213	—	ns
	(I _F = 40 Adc, V _R = 360 Vdc,	ta	-	122	—	1
	$dI_F/dt = 200 \text{ A}/\mu \text{s}, T_J = 125^{\circ}\text{C}$	t _b	-	91	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	4.9	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Emitter Inductance (Measured from the emitter lead 0.25" from package to emitter bond pad)		LE	_	13	_	nH

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. Output Characteristics, T_J = 25°C





Figure 2. Output Characteristics, T_J = 125°C



Figure 4. Collector-to-Emitter Saturation Voltage versus Junction Temperature

MGY40N60D



Gate Resistance

MGY40N60D



Designer's[™] Data Sheet SMARTDISCRETES[™] Internally Clamped, Current Limited N–Channel Logic Level Power MOSFET

The MLD1N06CL is designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontrol unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

This logic level power MOSFET features current limiting for short circuit protection, integrated Gate–Source clamping for ESD protection and integral Gate–Drain clamping for over–voltage protection and Sensefet technology for low on–resistance. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition.

The internal Gate–Source and Gate–Drain clamps allow the device to be applied without use of external transient suppression components. The Gate–Source clamp protects the MOSFET input from electrostatic voltage stress up to 2.0 kV. The Gate–Drain clamp protects the MOSFET drain from the avalanche stress that occurs with inductive loads. Their unique design provides voltage clamping that is essentially independent of operating temperature.

The MLD1N06CL is fabricated using Motorola's SMARTDISCRETES[™] technology which combines the advantages of a power MOSFET output device with the on–chip protective circuitry that can be obtained from a standard MOSFET process. This approach offers an economical means of providing protection to power MOSFETs from harsh automotive and industrial environments. SMARTDISCRETES[™] devices are specified over a wide temperature range from –50°C to 150°C.

MLD1N06CL

Motorola Preferred Device

VOLTAGE CLAMPED CURRENT LIMITING MOSFET 62 VOLTS (CLAMPED) RDS(on) = 0.75 OHMS



CASE 369A-13, Style 2 DPAK Surface Mount

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit		
Drain-to-Source Voltage	VDSS	Clamped	Vdc		
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	Clamped	Vdc		
Gate-to-Source Voltage — Continuous	VGS	±10	Vdc		
Drain Current — Continuous — Single Pulse	I _D I _{DM}	Self–limited 1.8	Adc Apk		
Total Power Dissipation	PD	40	Watts		
Operating and Storage Temperature Range	TJ, Tstg	-50 to 150	°C		
Electrostatic Discharge Voltage (Human Model)	ESD	2.0	kV		
THERMAL CHARACTERISTICS					
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	3.12 100 71.4	°C/W		
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 sec.	TL	260	°C		
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS					

Single Pulse Drain–to–Source Avalanche Energy EAS 80 Starting T_J = 25°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

mJ

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•	•
Drain-to-Source Breakd ($I_D = 20 \text{ mAdc}, V_{GS} =$ ($I_D = 20 \text{ mAdc}, V_{GS} =$	own Voltage (Internally Clamped) 0 Vdc) 0 Vdc, T _J = 150°C)	V(BR)DSS	59 59	62 62	65 65	Vdc
Zero Gate Voltage Drain (V _{DS} = 45 Vdc, V _{GS} = (V _{DS} = 45 Vdc, V _{GS} =	Current = 0 Vdc) = 0 Vdc, T _J = 150°C)	IDSS		0.6 6.0	5.0 20	μAdc
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	urrent 0 Vdc) 0 Vdc, T _J = 150°C)	IGSS		0.5 1.0	5.0 20	μAdc
ON CHARACTERISTICS	1)					
Gate Threshold Voltage ($I_D = 250 \ \mu Adc, V_{DS} =$ ($I_D = 250 \ \mu Adc, V_{DS} =$	= V _{GS}) = V _{GS} , T _J = 150°C)	VGS(th)	1.0 0.6	1.5 —	2.0 1.6	Vdc
Static Drain-to-Source C $(I_D = 1.0 \text{ Adc}, V_{GS} = 4$ $(I_D = 1.0 \text{ Adc}, V_{GS} = 5$ $(I_D = 1.0 \text{ Adc}, V_{GS} = 4$ $(I_D = 1.0 \text{ Adc}, V_{GS} = 5$	Dn–Resistance 4.0 Vdc) 5.0 Vdc) 4.0 Vdc, T _J = 150°C) 5.0 Vdc, T _J = 150°C)	R _{DS(on)}		0.63 0.59 1.1 1.0	0.75 0.75 1.9 1.8	Ohms
Static Source-to-Drain E	Diode Voltage ($I_S = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}$)	V _{SD}	_	1.1	1.5	Vdc
Static Drain Current Limit (V _{GS} = 5.0 Vdc, V _{DS} = $(V_{GS} = 5.0 \text{ Vdc}, V_{DS} = 10 \text{ Vdc})$	t = 10 Vdc) = 10 Vdc, T _J = 150°C)	I _{D(lim)}	2.0 1.1	2.3 1.3	2.75 1.8	Adc
Forward Transconductar	ice (I _D = 1.0 Adc, V _{DS} = 10 Vdc)	9FS	1.0	1.4		mhos
RESISTIVE SWITCHING	CHARACTERISTICS(2)					
Turn–On Delay Time		t _{d(on)}	_	1.2	2.0	ns
Rise Time	(V _{DD} = 25 Vdc, I _D = 1.0 Adc,	t _r	—	4.0	6.0	
Turn–Off Delay Time	$V_{GS(on)} = 5.0 \text{ Vdc}, R_{GS} = 50 \text{ Ohms})$	^t d(off)	_	4.0	6.0	
Fall Time		t _f	_	3.0	5.0	
INTERNAL PACKAGE INI	DUCTANCE					
Internal Drain Inductance (Measured from drain	e lead 0.25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductant (Measured from the source)	ce urce lead 0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width $\leq 300~\mu s,$ Duty Cycle $\leq 2\%.$

(2) Switching characteristics are independent of operating junction temperature.







MLD1N06CL

THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLD1N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under 100°C. For longer periods of operation in the current–limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLD1N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at 25°C to about 1.3 Amps at 150°C.

Since the MLD1N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of 150°C.

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.





Figure 5. On–Resistance Variation With Temperature



Figure 6. Single Pulse Avalanche Energy versus Junction Temperature

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance — General Data and Its Use" provides detailed instructions.

MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLD1N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature (1.8 A at 150°C) and not the R_{DS(on)}. The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_D(Iim) (R_{\theta}JC + R_{\theta}CA)}$$

where the value of $R_{\theta CA}$ is determined by the heatsink that is being used in the application.



Voltage Variation With Temperature

DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$$

The maximum value of V_{DS} applied when operating in a duty cycle mode can be approximated by:

$$V_{\text{DS}} = \frac{150 - \text{T}_{\text{C}}}{\text{I}_{\text{D}(\text{lim})} \times \text{DC} \times \text{R}_{\theta}\text{JC}}$$



MLD1N06CL



Figure 9. Thermal Response (MLD1N06CL)



Figure 10. Switching Test Circuit

ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithicly integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLD1N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the MLD1N06CL, the integrated gate-to-source voltage



Figure 11. Switching Waveforms

elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-tosource avalanche mode.

TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLD1N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transistent suppressing components.



Designer's[™] Data Sheet SMARTDISCRETES[™] Internally Clamped, Current Limited N–Channel Logic Level Power MOSFET

The MLD2N06CL is designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontrol unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

This logic level power MOSFET features current limiting for short circuit protection, integrated Gate–Source clamping for ESD protection and integral Gate–Drain clamping for over–voltage protection and Sensefet technology for low on–resistance. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition.

The internal Gate–Source and Gate–Drain clamps allow the device to be applied without use of external transient suppression components. The Gate–Source clamp protects the MOSFET input from electrostatic voltage stress up to 2.0 kV. The Gate–Drain clamp protects the MOSFET drain from the avalanche stress that occurs with inductive loads. Their unique design provides voltage clamping that is essentially independent of operating temperature.

The MLD2N06CL is fabricated using Motorola's SMARTDISCRETES[™] technology which combines the advantages of a power MOSFET output device with the on–chip protective circuitry that can be obtained from a standard MOSFET process. This approach offers an economical means of providing protection to power MOSFETs from harsh automotive and industrial environments. SMARTDISCRETES[™] devices are specified over a wide temperature range from –50°C to 150°C.

MLD2N06CL

Motorola Preferred Device

VOLTAGE CLAMPED CURRENT LIMITING MOSFET 62 VOLTS (CLAMPED) RDS(on) = 0.4 OHMS



CASE 369A-13, Style 2 DPAK Surface Mount

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	VDSS	Clamped	Vdc			
Drain-to-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	VDGR	Clamped	Vdc			
Gate-to-Source Voltage — Continuous	VGS	±10	Vdc			
Drain Current — Continuous @ T _C = 25°C	۱ _D	Self-limited	Adc			
Total Power Dissipation @ T _C = 25°C	PD	40	Watts			
Electrostatic Voltage	ESD	2.0	kV			
Operating and Storage Temperature Range	TJ, T _{stg}	-50 to 150	°C			
THERMAL CHARACTERISTICS						
Maximum Junction Temperature	T _{J(max)}	150	°C			
Thermal Resistance – Junction to Case	R _θ JC	3.12	°C/W			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 sec.	TL	260	°C			
DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS						
Single Pulse Drain-to-Source Avalanche Energy	EAS	80	mJ			

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

(Starting $T_J = 25^{\circ}C$, $I_D = 2.0 \text{ A}$, L = 40 mH)

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	3				•	•
Drain-to-Source Breakt ($I_D = 20 \text{ mAdc}, V_{GS} =$ ($I_D = 20 \text{ mAdc}, V_{GS} =$	down Voltage = 0 Vdc) = 0 Vdc, TJ = 150°C)	V(BR)DSS	58 58	62 62	66 66	Vdc
Zero Gate Voltage Drain (V _{DS} = 40 Vdc, V _{GS} = (V _{DS} = 40 Vdc, V _{GS} =	Current = 0 Vdc) = 0 Vdc, T _J = 150°C)	IDSS	_	0.6 6.0	5.0 20	μAdc
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Current 0 Vdc) 0 Vdc, TJ = 150°C)	IGSS	_	0.5 1.0	5.0 20	μAdc
ON CHARACTERISTICS	(1)					
Gate Threshold Voltage ($I_D = 250 \ \mu Adc, V_{DS} =$ ($I_D = 250 \ \mu Adc, V_{DS} =$	= V _{GS}) = V _{GS} , T _J = 150°C)	VGS(th)	1.0 0.6	1.5 1	2.0 1.6	Vdc
Static Drain Current Lim (V _{GS} = 5.0 Vdc, V _{DS} (V _{GS} = 5.0 Vdc, V _{DS}	it = 10 Vdc) = 10 Vdc, TJ = 150°C)	ID(lim)	3.8 1.6	4.4 2.4	5.2 2.9	Adc
Static Drain-to-Source ($I_D = 1.0 \text{ Adc}, V_{GS} = (I_D = 1.0 \text{ Adc}, V_{GS} = 0.0 \text{ Adc})$	On–Resistance 5.0 Vdc) 5.0 Vdc, TJ = 150°C)	R _{DS(on)}	_	0.3 0.53	0.4 0.7	Ohms
Forward Transconductar	nce (I_D = 1.0 Adc, V_{DS} = 10 Vdc)	9FS	1.0	1.4	-	mhos
Static Source-to-Drain I (I _S = 1.0 Adc, V _{GS} = 1	Diode Voltage 0 Vdc)	V _{SD}	_	1.1	1.5	Vdc
SWITCHING CHARACTE	RISTICS(2)					
Turn–On Delay Time		^t d(on)	—	1.0	1.5	μs
Rise Time	(V _{DD} = 30 Vdc, I _D = 1.0 Adc,	tr	_	3.0	5.0]
Turn–Off Delay Time	$V_{GS(on)} = 5.0 \text{ Vdc}, R_{GS} = 25 \text{ Ohms})$	^t d(off)	_	5.0	8.0]
Fall Time	1	tf	_	3.0	5.0	1

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.





MLD2N06CL

THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLD2N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under 100°C. For longer periods of operation in the current–limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLD2N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at 25°C to about 1.3 Amps at 150°C.

Since the MLD2N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of 150°C.

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.



Temperature



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance — General Data and Its Use" provides detailed instructions.

MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain–to–source voltage that can be continuously applied across the MLD2N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature (1.8 A at 150°C) and not the R_{DS(on)}. The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_D(Iim) (R_{\theta}JC + R_{\theta}CA)}$$

where the value of $R_{\theta CA}$ is determined by the heatsink that is being used in the application.

DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$

The maximum value of V_{DS} applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_{C}}{I_{D(lim)} \times DC \times R_{\theta}JC}$$



Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLD2N06CL)

MLD2N06CL



Figure 9. Thermal Response (MLD2N06CL)



Figure 10. Switching Test Circuit

ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithicly integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLD2N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the MLD2N06CL, the integrated gate-to-source voltage



Figure 11. Switching Waveforms

elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-tosource avalanche mode.

TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLD2N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transistent suppressing components.



SMARTDISCRETES™ Internally Clamped, Current Limited N–Channel Logic Level Power MOSFET

These SMARTDISCRETES devices feature current limiting for short circuit protection, an integral gate-to-source clamp for ESD protection and gate-to-drain clamp for over-voltage protection. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition.

The internal gate-to-source and gate-to-drain clamps allow the devices to be applied without use of external transient suppression components. The gate-to-source clamp protects the MOSFET input from electrostatic gate voltage stresses up to 2.0 kV. The gate-to-drain clamp protects the MOSFET drain from drain avalanche stresses that occur with inductive loads. This unique design provides voltage clamping that is essentially independent of operating temperature.

The MLP1N06CL is fabricated using Motorola's SMARTDISCRETES technology which combines the advantages of a power MOSFET output device with on-chip protective circuitry. This approach offers an economical means for providing additional functions that protect a power MOSFET in harsh automotive and industrial environments. SMARTDISCRETES devices are specified over a wide temperature range from -50°C to 150°C.

- Temperature Compensated Gate-to-Drain Clamp Limits Voltage Stress Applied to the Device and Protects the Load From Overvoltage
- Integrated ESD Diode Protection
- Controlled Switching Minimizes RFI
- Low Threshold Voltage Enables Interfacing Power Loads to Microprocessors

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

-			
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	Clamped	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	Clamped	Vdc
Gate-to-Source Voltage — Continuous	VGS	±10	Vdc
Drain Current — Continuous — Single Pulse	I _D I _{DM}	Self–limited 1.8	Adc
Total Power Dissipation	PD	40	Watts
Electrostatic Discharge Voltage (Human Body Model)	ESD	2.0	kV
Operating and Storage Junction Temperature Range	TJ, T _{stg}	–50 to 150	°C
THERMAL CHARACTERISTICS			
Thermal Resistance, Junction to Case Thermal Resistance, Junction to Ambient	R _{ÐJC} R _{ÐJA}	3.12 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case	ΤL	260	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE	CHARACT	ERISTICS	
Single Pulse Drain–to–Source Avalanche Energy (Starting $T_{,l} = 25^{\circ}$ C, $I_D = 2.0 \text{ A}$, $L = 40 \text{ mH}$) (Figure 6)	EAS	80	mJ



Motorola Preferred Device

VOLTAGE CLAMPED CURRENT LIMITING MOSFET 62 VOLTS (CLAMPED) RDS(on) = 0.75 OHMS





Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

C	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source Sustain \\ (I_D=20 \text{ mA}, \text{V}_{GS}=0) \\ (I_D=20 \text{ mA}, \text{V}_{GS}=0, \end{array}$	ing Voltage (Internally Clamped) T _J = 150°C)	V(BR)DSS	59 59	62 62	65 65	Vdc
Zero Gate Voltage Drain ($V_{DS} = 45 V$, $V_{GS} = 0$) ($V_{DS} = 45 V$, $V_{GS} = 0$,	Current TJ = 150°C)	IDSS	_	0.6 6.0	5.0 20	μAdc
$\label{eq:Gate-Body Leakage Cur} \begin{array}{c} \mbox{Gate-Body Leakage Cur} \\ \mbox{(V}_G = 5.0 \mbox{ V}, \mbox{V}_{DS} = 0) \\ \mbox{(V}_G = 5.0 \mbox{ V}, \mbox{V}_{DS} = 0, \end{array}$	rent TJ = 150°C)	IGSS	_	0.5 1.0	5.0 20	μAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage ($I_D = 250 \ \mu A$, $V_{DS} = V$ ($I_D = 250 \ \mu A$, $V_{DS} = V$	GS) GS, TJ = 150°C)	VGS(th)	1.0 0.6	1.5 —	2.0 1.6	Vdc
	0n–Resistance V) V, TJ = 150°C) V, TJ = 150°C)	R _{DS(on)}	 	0.63 0.59 1.1 1.0	0.75 0.75 1.9 1.8	Ohms
Forward Transconductan	ce (I _D = 1.0 A, V _{DS} = 10 V)	9FS	1.0	1.4	—	mhos
Static Source-to-Drain D	biode Voltage ($I_S = 1.0 \text{ A}, V_{GS} = 0$)	V _{SD}	—	1.1	1.5	Vdc
Static Drain Current Limit (V _{GS} = 5.0 V, V _{DS} = 1 (V _{GS} = 5.0 V, V _{DS} = 1	0 V) 0 V, TJ = 150°C)	^I D(lim)	2.0 1.1	2.3 1.3	2.75 1.8	A
RESISTIVE SWITCHING C	CHARACTERISTICS*					
Turn–On Delay Time		^t d(on)	—	1.2	2.0	μs
Rise Time	(V _{DD} = 25 V, I _D = 1.0 A,	t _r	—	4.0	6.0	
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ V}, \text{ R}_{G} = 50 \text{ Ohms})$	^t d(off)	_	4.0	6.0	
Fall Time		t _f	—	3.0	5.0	

* Indicates Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.







MLP1N06CL

THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLP1N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under 100°C. For longer periods of operation in the current–limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLP1N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at 25°C to about 1.3 Amps at 150°C.

Since the MLP1N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of 150°C.

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This onchip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.



Figure 3. ID(Iim) Variation With Temperature



Figure 5. On–Resistance Variation With Temperature



Figure 6. Single Pulse Avalanche Energy versus Junction Temperature

Figure 7. Drain–Source Sustaining Voltage Variation With Temperature

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance — General Data and Its Use" provides detailed instructions.

MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLP1N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature (1.8 A at 150°C) and not the R_{DS(on)}. The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_D(Iim) (R_{\theta}JC + R_{\theta}CA)}$$

where the value of $R_{\theta CA}$ is determined by the heatsink that is being used in the application.

DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$$

The maximum value of V_{DS} applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_{C}}{I_{D(lim)} \times DC \times R_{\theta} J_{C}}$$



Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLP1N06CL)

MLP1N06CL



Figure 9. Thermal Response (MLP1N06CL)



Figure 10. Switching Test Circuit

ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithicly integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLP1N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the MLP1N06CL, the integrated gate-to-source voltage



Figure 11. Switching Waveforms

elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-tosource avalanche mode.

TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLP1N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transistent suppressing components.



Designer's[™] Data Sheet SMARTDISCRETES[™] Internally Clamped, Current Limited N–Channel Logic Level Power MOSFET

The MLP2N06CL is designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontrol unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

This logic level power MOSFET features current limiting for short circuit protection, integrated Gate–Source clamping for ESD protection and integral Gate–Drain clamping for over–voltage protection and Sensefet technology for low on–resistance. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition.

The internal Gate–Source and Gate–Drain clamps allow the device to be applied without use of external transient suppression components. The Gate–Source clamp protects the MOSFET input from electrostatic voltage stress up to 2.0 kV. The Gate–Drain clamp protects the MOSFET drain from the avalanche stress that occurs with inductive loads. Their unique design provides voltage clamping that is essentially independent of operating temperature.

The MLP2N06CL is fabricated using Motorola's SMARTDISCRETES[™] technology which combines the advantages of a power MOSFET output device with the on–chip protective circuitry that can be obtained from a standard MOSFET process. This approach offers an economical means of providing protection to power MOSFETs from harsh automotive and industrial environments. SMARTDISCRETES[™] devices are specified over a wide temperature range from –50°C to 150°C.

MLP2N06CL

Motorola Preferred Device

VOLTAGE CLAMPED CURRENT LIMITING MOSFET 62 VOLTS (CLAMPED) RDS(on) = 0.4 OHMS



G D S CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol Value		Unit					
Drain-to-Source Voltage	VDSS	Clamped	Vdc					
Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$)	VDGR	Clamped	Vdc					
Gate-to-Source Voltage — Continuous	VGS	±10	Vdc					
Drain Current — Continuous @ T _C = 25°C	۱ _D	Self-limited	Adc					
Total Power Dissipation @ T _C = 25°C	PD	40	Watts					
Electrostatic Voltage	ESD	2.0	kV					
Operating and Storage Temperature Range	TJ, Tstg	-50 to 150	°C					
THERMAL CHARACTERISTICS								
Maximum Junction Temperature	T _{J(max)}	150	°C					
Thermal Resistance – Junction to Case	R _θ JC	3.12	°C/W					
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 sec.	TL	260	°C					
DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS								
Single Pulse Drain-to-Source Avalanche Energy	EAS	80	mJ					

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

(Starting $T_J = 25^{\circ}C$, $I_D = 2.0 \text{ A}$, L = 40 mH)

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	3				•	•
Drain-to-Source Breakt ($I_D = 20 \text{ mAdc}, V_{GS} =$ ($I_D = 20 \text{ mAdc}, V_{GS} =$	down Voltage = 0 Vdc) = 0 Vdc, TJ = 150°C)	V(BR)DSS	58 58	62 62	66 66	Vdc
Zero Gate Voltage Drain (V _{DS} = 40 Vdc, V _{GS} = (V _{DS} = 40 Vdc, V _{GS} =	Current = 0 Vdc) = 0 Vdc, T _J = 150°C)	IDSS	_	0.6 6.0	5.0 20	μAdc
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Current 0 Vdc) 0 Vdc, TJ = 150°C)	IGSS	_	0.5 1.0	5.0 20	μAdc
ON CHARACTERISTICS	(1)			_		
Gate Threshold Voltage ($I_D = 250 \ \mu Adc, V_{DS} =$ ($I_D = 250 \ \mu Adc, V_{DS} =$	= V _{GS}) = V _{GS} , T _J = 150°C)	VGS(th)	1.0 0.6	1.5 1	2.0 1.6	Vdc
Static Drain Current Lim ($V_{GS} = 5.0 \text{ Vdc}, V_{DS}$ ($V_{GS} = 5.0 \text{ Vdc}, V_{DS}$	it = 10 Vdc) = 10 Vdc, TJ = 150°C)	ID(lim)	3.8 1.6	4.4 2.4	5.2 2.9	Adc
Static Drain-to-Source ($I_D = 1.0 \text{ Adc}, V_{GS} = (I_D = 1.0 \text{ Adc}, V_{GS} = 0.0 \text{ Adc})$	On–Resistance 5.0 Vdc) 5.0 Vdc, TJ = 150°C)	R _{DS(on)}	_	0.3 0.53	0.4 0.7	Ohms
Forward Transconductar	nce (I_D = 1.0 Adc, V_{DS} = 10 Vdc)	9FS	1.0	1.4	-	mhos
Static Source-to-Drain I (I _S = 1.0 Adc, V _{GS} = 1	Diode Voltage 0 Vdc)	V _{SD}	_	1.1	1.5	Vdc
SWITCHING CHARACTE	RISTICS(2)					
Turn–On Delay Time	$(V_{DD} = 30 \text{ Vdc}, \text{ I}_{D} = 1.0 \text{ Adc}, $ $V_{GS(on)} = 5.0 \text{ Vdc}, \text{ R}_{GS} = 25 \text{ Ohms})$	^t d(on)	—	1.0	1.5	μs
Rise Time		tr	_	3.0	5.0]
Turn–Off Delay Time		^t d(off)	_	5.0	8.0]
Fall Time		tf	_	3.0	5.0	1

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.





MLP2N06CL

THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in–rush current or a shorted load condition could occur.

OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLP2N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under 100°C. For longer periods of operation in the current–limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLP2N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at 25°C to about 1.3 Amps at 150°C.

Since the MLP2N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of 150°C.

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.



Figure 3. ID(Iim) Variation With Temperature



Figure 5. On–Resistance Variation With Temperature



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance — General Data and Its Use" provides detailed instructions.

MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLP2N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature (1.8 A at 150°C) and not the R_{DS(on)}. The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_D(Iim) (R_{\theta}JC + R_{\theta}CA)}$$

where the value of $R_{\theta CA}$ is determined by the heatsink that is being used in the application.

DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$

The maximum value of V_{DS} applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_{C}}{I_{D(lim)} \times DC \times R_{\theta}JC}$$



Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLP2N06CL)

MLP2N06CL



Figure 9. Thermal Response (MLP2N06CL)



Figure 10. Switching Test Circuit

ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithicly integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLP2N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the MLP2N06CL, the integrated gate-to-source voltage



Figure 11. Switching Waveforms

elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-tosource avalanche mode.

TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLP2N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 k Ω gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transistent suppressing components.


Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's TMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.







MMDF1N05E

DUAL TMOS MOSFET

50 VOLTS

1.5 AMPERE

RDS(on) = 0.30 OHM





	Ultra Low RDS(on)	Provides	Higher	Efficiency	and	Extends	Battery	Life
--	-------------------	----------	--------	------------	-----	---------	---------	------

- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided
- IDSS Specified at Elevated Temperature

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DS}	50	Volts
Gate-to-Source Voltage — Continuous	VGS	±20	Volts
Drain Current — Continuous — Pulsed	I _D I _{DM}	2.0 10	Amps
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 V, V _{GS} = 10 V, I _L = 2 Apk)	EAS	300	mJ
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Total Power Dissipation @ $T_A = 25^{\circ}C$	PD	2.0	Watts
Thermal Resistance – Junction to Ambient ⁽¹⁾	R _{θJA}	62.5	°C/W
Maximum Temperature for Soldering, Time in Solder Bath	ТL	260 10	°C Sec

DEVICE MARKING

F1N05

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF1N05ER2	13″	12 mm embossed tape	2500

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				•
Drain-to-Source Breakdown Volta (V _{GS} = 0, I_D = 250 μ A)	V(BR)DSS	50	—	_	Vdc	
Zero Gate Voltage Drain Current ($V_{DS} = 50 V$, $V_{GS} = 0$)		IDSS	—	—	250	μAdc
Gate–Body Leakage Current (V _{GS} = 20 Vdc, V _{DS} = 0)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS(1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$)		VGS(th)	1.0	—	3.0	Vdc
$\label{eq:constant} \begin{array}{l} \mbox{Drain-to-Source On-Resistance} \\ (\mbox{V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 1.5 \mbox{ Adc}) \\ (\mbox{V}_{GS} = 4.5 \mbox{ Vdc}, \mbox{I}_{D} = 0.6 \mbox{ Adc}) \end{array}$		RDS(on) RDS(on)			0.30 0.50	Ohms
Forward Transconductance (V_{DS} = 15 V, I_{D} = 1.5 A)		9FS	—	1.5	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	330	—	pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	C _{oss}	—	160	—]
Reverse Transfer Capacitance		C _{rss}	_	50	—	1
SWITCHING CHARACTERISTICS	2)	•				
Turn–On Delay Time		^t d(on)	—	—	20	ns
Rise Time	(V _{DD} = 10 V, I _D = 1.5 A, R _L = 10 Ω,	tr	—	—	30	1
Turn–Off Delay Time	$V_{G} = 10 V, R_{G} = 50 \Omega$)	^t d(off)	—	—	40	1
Fall Time		t _f	_	_	25	1
Total Gate Charge		Qg	_	12.5	_	nC
Gate-Source Charge	$(V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1.5 \text{ A},$	Qgs	_	1.9	_	1
Gate-Drain Charge		Q _{gd}	—	3.0	-	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS (T _C = 25°C)	•		•		
Forward Voltage(1)	(I _S = 1.5 A, V _{GS} = 0 V)	V _{SD}	—	—	1.6	V
Reverse Recovery Time	(dl _S /dt = 100 A/µs)	t _{rr}	—	45	_	ns

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



TJ, JUNCTION TEMPERATURE (°C)

Figure 6. Gate Threshold Voltage Variation

with Temperature

TJ, JUNCTION TEMPERATURE

Figure 5. On Resistance versus

Gate-To-Source Voltage

-25







Forward Biased Safe Operating Area

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance — General Data and Its Use" provides detailed instructions.



Figure 9. Maximum Rated Forward Biased Safe Operating Area



Figure 10. Thermal Response

Designer's™ Data Sheet Medium Power Surface Mount Products Complementary TMOS Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO–8 Package Provided



		Ó S		TOP VIEW	
MAXIMUM RATINGS (T _J = 2	5°C unless otherwise noted)(1)				
	Rating		Symbol	Value	Unit
Drain-to-Source Voltage	N–Channel P–Channel		VDSS	20 12	Vdc
Gate-to-Source Voltage			VGS	± 8.0	Vdc
Drain Current — Continuous — Pulsed	N–Channel P–Channel N–Channel P–Channel		ID IDM	5.2 3.4 48 17	A
Operating and Storage Tempe	rature Range		T _J and T _{stg}	-55 to 150	°C
Total Power Dissipation @ TA=	= 25°C (2)		PD	2.0	Watts
Thermal Resistance — Juncti	on to Ambient ⁽²⁾		R _{θJA}	62.5	°C/W
Maximum Lead Temperature for	or Soldering Purposes, 1/8" from case for 10 second	ls.	ТL	260	°C

DEVICE MARKING

D2C01

(1) Negative signs for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2C01HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 4

	COMPLEMENTARY
	DUAL TMOS POWER FET
	2.0 AMPERES
	12 VOLTS
4	RDS(on) = 0.045 OHM
ТМ	(N-CHANNEL)
JS	(P-CHANNEL)
`	[
	State Stat
	CASE 751–05, Style 14
\supset	SO-8
S	
、 、	
)	

MMDF2C01HD

Motorola Preferred Device





N-Channel

P-Channel

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Characte	eristic	Symbol	Polarity	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	I				
Drain–Source Breakdown Voltage $(V_{GS} = 0 V_{dc}, I_D = 250 \mu A_{dc})$		V _(BR) DSS	(N) (P)	20 12		_	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0 Vdc, V_{DS} = 20 Vdc$) ($V_{GS} = 0 Vdc, V_{DS} = 12 Vdc$)		IDSS	(N) (P)			1.0 1.0	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 8.0 \text{ Vdc}, V_{DS} = 0$)		IGSS	_	_	_	100	nAdc
ON CHARACTERISTICS(2)							
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$)		VGS(th)	(N) (P)	0.7 0.7	0.8 1.0	1.1 1.1	Vdc
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Resistance} \\ (\mbox{V}_{GS} = 4.5 \mbox{ Vdc}, \mbox{ I}_{D} = 4.0 \mbox{ Adc}) \\ (\mbox{V}_{GS} = 4.5 \mbox{ Vdc}, \mbox{ I}_{D} = 2.0 \mbox{ Adc}) \end{array}$		R _{DS(on)}	(N) (P)	_	0.035 0.16	0.045 0.18	Ohm
$\label{eq:VGS} \begin{array}{l} \text{Drain-to-Source On-Resistance} \\ (\text{V}_{GS} = 2.7 \ \text{Vdc}, \ \text{I}_{D} = 2.0 \ \text{Adc}) \\ (\text{V}_{GS} = 2.7 \ \text{Vdc}, \ \text{I}_{D} = 1.0 \ \text{Adc}) \end{array}$		R _{DS(on)}	(N) (P)		0.043 0.2	0.055 0.22	Ohm
Forward Transconductance (V_{DS} = 2.5 Adc, I_D = 2.0 Adc) (V_{DS} = 2.5 Adc, I_D = 1.0 Adc)		9FS	(N) (P)	3.0 3.0	6.0 4.75		mhos
DYNAMIC CHARACTERISTICS							
Input Capacitance		C _{iss}	(N) (P)	_	425 530	595 740	pF
Output Capacitance	$(V_{DS} = 10 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	(N) (P)		270 410	378 570	
Transfer Capacitance		C _{rss}	(N) (P)	—	115 177	230 250	
SWITCHING CHARACTERISTICS	3)						
Turn–On Delay Time	(V _{DD} = 6.0 Vdc, I _D = 4.0 Adc,	^t d(on)	(N) (P)		13 21	26 45	ns
Rise Time	$V_{GS} = 2.7 \text{ Vdc},$ $R_G = 2.3 \Omega)$	tr	(N) (P)	_	60 156	120 315	
Turn–Off Delay Time	$(V_{DD} = 6.0 \text{ Vdc}, I_D = 2.0 \text{ Adc}, \\ V_{GS} = 2.7 \text{ Vdc},$	^t d(off)	(N) (P)	_	20 38	40 75	
Fall Time	R _G = 6.0 Ω)	tf	(N) (P)		29 68	58 135	
Turn–On Delay Time	$(V_{DS} = 6.0 \text{ Vdc}, I_{D} = 4.0 \text{ Adc},$	^t d(on)	(N) (P)		10 16	20 35	-
Rise Time	$R_{G} = 2.3 \Omega$	tr	(N) (P)	_	42 44	84 90	-
Turn–Off Delay Time	$ (V_{DS} = 6.0 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, \\ V_{GS} = 4.5 \text{ Vdc}, $	^t d(off)	(N) (P)	_	24 68	48 135	
Fall Time	R _G = 6.0 Ω)	tf	(N) (P)	_	28 54	56 110	
Total Gate Charge		QT	(N) (P)		9.2 9.3	13 13	nC
Gate-Source Charge	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 4.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc})$	Q ₁	(N) (P)		1.3 0.8		
Gate–Drain Charge	$(V_{DS} = 6.0 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc})$	Q ₂	(N) (P)	—	3.5 4.0	_	
		Q3	(N) (P)		3.0 3.0		

Negative signs for P–Channel device omitted for clarity.
Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MMDF2C01HD

ELECTRICAL CHARACTERISTICS — continued $(T_A = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

Characte	ristic	Symbol	Polarity	Min	Тур	Мах	Unit
SOURCE-DRAIN DIODE CHARAC	TERISTICS (T _C = 25°C)						
Forward Voltage ⁽²⁾	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	(N) (P)	_	0.95 1.69	1.1 2.0	Vdc
Reverse Recovery Time	erse Recovery Time $(I_{F} = I_{S}, \\ dI_{S}/dt = 100 \text{ A/}\mu\text{s})$	t _{rr}	(N) (P)	_	38 48	_	ns
		ta	(N) (P)		17 23	_	
		tb	(N) (P)	_	22 25	_	
Reverse Recovery Stored Charge		Q _{RR}	(N) (P)	_	0.028 0.05		μC

(1) Negative signs for P-Channel device omitted for clarity.

(2) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.







Figure 2. Transfer Characteristics

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. On–Region Characteristics



Figure 2. Transfer Characteristics

TYPICAL ELECTRICAL CHARACTERISTICS



Motorola TMOS Power MOSFET Transistor Device Data

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(On)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(Off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

MMDF2C01HD

T J = 25°C

Ci<u>ss</u>

C_{OSS}

Crss

12

8



0

10

2000

QT, TOTAL CHARGE (nC) Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

6

8

4

Q3

2

0

0

N–Channel

2000



Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge



Figure 9. Resistive Switching Time Variation versus Gate Resistance

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

P–Channel

Figure 7. Capacitance Variation



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high

N–Channel

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current





Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power

averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



N-Channel

P-Channel

Figure 12. Maximum Rated Forward Biased Safe Operating Area

Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products Complementary TMOS Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's TMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS(on)} and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS $(T_J = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$



F2C02

(1) Negative signs for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2C02ER2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MMDF2C02E



CASE 751–05, Style 14 SO–8



TMOS

N-Channel



MMDF2C02E

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)⁽¹⁾

Charac	teristic	Symbol	Polarity	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain–Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$		V(BR)DSS	_	25	_	_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc)		IDSS	(N) (P)	_		1.0 1.0	μAdc
Gate-Body Leakage Current (VGS	$s = \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0)$	IGSS	—	—	—	100	nAdc
ON CHARACTERISTICS ⁽²⁾			-	-	-		-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc)		VGS(th)	_	1.0	2.0	3.0	Vdc
$\label{eq:constraint} \begin{array}{l} \text{Drain-to-Source On-Resistance} \\ (\text{V}_{\text{GS}} = 10 \ \text{Vdc}, \ \text{I}_{\text{D}} = 2.2 \ \text{Adc}) \\ (\text{V}_{\text{GS}} = 10 \ \text{Vdc}, \ \text{I}_{\text{D}} = 2.0 \ \text{Adc}) \end{array}$		R _{DS(on)}	(N) (P)			0.100 0.250	Ohm
$\label{eq:VGS} \begin{array}{l} \text{Drain-to-Source On-Resistance} \\ (\text{V}_{\text{GS}} = 4.5 \ \text{Vdc}, \ \text{I}_{\text{D}} = 1.0 \ \text{Adc}) \\ (\text{V}_{\text{GS}} = 4.5 \ \text{Vdc}, \ \text{I}_{\text{D}} = 1.0 \ \text{Adc}) \end{array}$		R _{DS(on)}	(N) (P)			0.200 0.400	Ohm
On–State Drain Current ($V_{DS} = 5.0 \text{ Vdc}, V_{GS} = 4.5 \text{ Vdc}$))	ID(on)	(N) (P)	2.0 2.0	—		Adc
Forward Transconductance ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.5 \text{ Adc}$) ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)		9FS	(N) (P)	1.0 1.0	2.6 2.8	_	mhos
DYNAMIC CHARACTERISTICS							
Input Capacitance		C _{iss}	(N) (P)	_	380 340	532 475	pF
Output Capacitance	$ (V_{DS} = 16 \text{ Vdc}, \text{V}_{GS} = 0 \text{ Vdc}, \\ f = 1.0 \text{ MHz} $	C _{oss}	(N) (P)	_	235 220	329 300	
Transfer Capacitance		C _{rss}	(N) (P)	—	55 75	110 150	
SWITCHING CHARACTERISTICS	3)						
Turn–On Delay Time	(V _{DD} = 10 Vdc, I _D = 2.0 Adc,	^t d(on)	(N) (P)		10 20	30 40	ns
Rise Time	V _{GS} = 4.5 Vdc, R _G = 9.1 Ω)	tr	(N) (P)		35 40	70 80	
Turn–Off Delay Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 1.0 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc},$	^t d(off)	(N) (P)		19 53	38 106	
Fall Time	R _G = 25 Ω)	tf	(N) (P)		25 41	50 82	
Turn–On Delay Time	(V _{DD} = 10 Vdc, I _D = 2.0 Adc,	^t d(on)	(N) (P)		7.0 13	21 26	
Rise Time	V _{GS} = 10 Vdc, R _G = 6.0 Ω)	tr	(N) (P)		17 29	30 58	
Turn–Off Delay Time	(V _{DD} = 10 Vdc, I _D = 2.0 Adc, V _{GS} = 10 Vdc,	^t d(off)	(N) (P)		27 30	48 60	
Fall Time	R _G = 6.0 Ω)	tf	(N) (P)	_	18 28	30 56	
Total Gate Charge		QT	(N) (P)	_	10.6 10	30 15	nC
Gate–Source Charge	(V _{DS} = 16 Vdc, I _D = 2.0 Adc,	Q ₁	(N) (P)		1.3 1.0		
Gate–Drain Charge	V _{GS} = 10 Vdc)	Q2	(N) (P)		2.9 3.5		
		Q ₃	(N) (P)	_	2.7 3.0		
(1) Negative signs for P–Channel d	evice omitted for clarity.					(0	continued)

Negative signs for P–Channel device omitted for clarity.
Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

ELECTRICAL CHARACTERISTICS — continued $(T_A = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

Cha	racteristic	Symbol	Polarity	Min	Тур	Мах	Unit
SOURCE-DRAIN DIODE CHAR	ACTERISTICS ($T_C = 25^{\circ}C$)	-					
Forward Voltage ⁽²⁾	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	VSD	(N) (P)		1.0 1.5	1.4 2.0	Vdc
Reverse Recovery Time see Figure 7		t _{rr}	(N) (P)	—	34 32	66 64	ns
	$(I_F = I_S, dI_S/dt = 100 A/\mu s)$	ta	(N) (P)	—	17 19		
		t _b	(N) (P)	—	17 12		
		Q _{RR}	(N) (P)	_	0.025 0.035		μC

(1) Negative signs for P-Channel device omitted for clarity.

(2) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.



TYPICAL ELECTRICAL CHARACTERISTICS

Motorola TMOS Power MOSFET Transistor Device Data

Figure 2. Transfer Characteristics

4–117

Figure 2. Transfer Characteristics

N–Channel



P-Channel



with Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 6. Drain-to-Source Leakage Current versus Voltage

Figure 6. Drain-to-Source Leakage Current versus Voltage

P–Channel

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

N–Channel

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{ISS} In (V_{GG}/V_{GSP})$

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(On)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(Off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



t, TIME Figure 7. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance - General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IM) nor rated voltage (VDSS) is exceeded, and that the transition time (tr, tf) does not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC}).$

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

100 Mounted on 2" sq. FR4 board (1" sq. 2 oz. Cu 0.06" $V_{GS} = 20 V$ thick single sided) with one die operating, 10s max SINGLE PULSE $T_C = 25^{\circ}C$ 10 0 00 11 10 ms 0.1 RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 0.01 10 0.1 1

N–Channel

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drainto-source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 9). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.





Starting Junction Temperature

Starting Junction Temperature

MMDF2C02E



Figure 10. Thermal Response



Figure 11. Diode Reverse Recovery Waveform

Designer's™ Data Sheet **Medium Power Surface Mount Products Complementary TMOS Field Effect Transistors**

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits •
- Diode Exhibits High Speed, With Soft Recovery
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T₁ = 25°C unless otherwise noted)⁽¹⁾

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Gate-to-Source Voltage	VGS	± 20	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 m Ω)	VDGR	20	Vdc
Drain Current — Continuous N–Channel P–Channel — Pulsed N–Channel P–Channel	I _D I _{DM}	3.8 3.3 19 20	A
Operating and Storage Temperature Range	Tj, Tstg	- 55 to 150	°C
Total Power Dissipation @ T _A = 25°C ⁽²⁾	PD	2.0	Watts
	E _{AS}	405 324	mJ
Thermal Resistance — Junction to Ambient ⁽²⁾	R _{0JA}	62.5	°C/W
Maximum Lead Temperature for Soldering, 0.0625" from case. Time in Solder Bath is 10 seconds.	Т	260	°C

DEVICE MARKING

D2C02

(1) Negative signs for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2C02HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value. REV 4





D

N-Channel



MMDF2C02HD

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Characte	eristic	Symbol	Polarity	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	-			1	1
Drain–Source Breakdown Voltage $(V_{GS} = 0 Vdc, I_D = 250 \mu Adc)$		V(BR)DSS	_	20	_	_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc)		IDSS	(N) (P)		—	1.0 1.0	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	_	—	100	nAdc
ON CHARACTERISTICS ⁽²⁾							
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc)		VGS(th)	_	1.0	1.5	2.0	Vdc
$\label{eq:constraint} \begin{array}{l} \text{Drain-to-Source On-Resistance} \\ (\text{V}_{GS} = 4.5 \ \text{Vdc}, \ \text{I}_{D} = 1.5 \ \text{Adc}) \\ (\text{V}_{GS} = 4.5 \ \text{Vdc}, \ \text{I}_{D} = 1.0 \ \text{Adc}) \end{array}$		R _{DS(on)}	(N) (P)		0.074 0.152	0.100 0.180	Ohm
$\label{eq:constraint} \begin{array}{ c c } Drain-to-Source On-Resistance \\ (V_{GS}=10 \mbox{ Vdc}, \mbox{ I}_{D}=3.0 \mbox{ Adc}) \\ (V_{GS}=10 \mbox{ Vdc}, \mbox{ I}_{D}=2.0 \mbox{ Adc}) \end{array}$		R _{DS(on)}	(N) (P)	_	0.058 0.118	0.090 0.160	Ohm
Forward Transconductance ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.5 \text{ Adc}$) ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)		9FS	(N) (P)	2.0 2.0	3.88 3.0		mhos
DYNAMIC CHARACTERISTICS	-						
Input Capacitance		C _{iss}	(N) (P)	_	455 420	630 588	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	(N) (P)	_	184 290	250 406	
Transfer Capacitance		C _{rss}	(N) (P)		45 116	90 232	
SWITCHING CHARACTERISTICS	3)						
Turn–On Delay Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	11 19	22 38	ns
Rise Time	$V_{GS} = 4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	tr	(N) (P)	_	58 66	116 132	
Turn–Off Delay Time	(V _{DD} = 10 Vdc, I _D = 2.0 Adc, V _{GS} = 4.5 Vdc,	^t d(off)	(N) (P)	_	17 25	35 50	
Fall Time	R _G = 6.0 Ω)	tf	(N) (P)	_	20 37	40 74	
Turn-On Delay Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	7.0 11	21 22	
Rise Time	$V_{GS} = 10 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t _r	(N) (P)	_	32 21	64 42	
Turn–Off Delay Time	(V _{DD} = 10 Vdc, I _D = 2.0 Adc, V _{GS} = 10 Vdc,	^t d(off)	(N) (P)	_	27 45	54 90	
Fall Time	$R_{G} = 6.0 \Omega$)	t _f	(N) (P)	_	21 36	42 72	
Total Gate Charge		QT	(N) (P)		12.5 15	18 20	nC
Gate-Source Charge	$(V_{DS} = 16 \text{ Vdc}, I_D = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₁	(N) (P)	_	1.3 1.2	_	
Gate–Drain Charge	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₂	(N) (P)		2.8 5.0	—	
		Q3	(N) (P)	_	2.4 4.0	—	

Negative signs for P–Channel device omitted for clarity.
Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

(continued)

MMDF2C02HD

ELECTRICAL CHARACTERISTICS — continued (T_A = 25°C unless otherwise noted)⁽¹⁾

Characte	ristic	Symbol	Polarity	Min	Тур	Мах	Unit
SOURCE-DRAIN DIODE CHARACT	TERISTICS (T _C = 25°C)						
Forward Voltage ⁽²⁾	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	(N) (P)	_	0.79 1.5	1.3 2.1	Vdc
Reverse Recovery Time		t _{rr}	(N) (P)		23 38	_	ns
	$(I_S = 3.0 \text{ Adc}, V_{AS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A}/\mu s)$	ta	(N) (P)	_	18 17	_	
	$(I_S = 2.0 \text{ Adc}, V_{AS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$	tb	(N) (P)		5.0 21		
Reverse Recovery Stored Charge		Q _{RR}	(N) (P)	_	0.025 0.034	_	μC

(1) Negative signs for P-Channel device omitted for clarity.

(2) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.



TYPICAL ELECTRICAL CHARACTERISTICS





Figure 5. On–Resistance Variation with Temperature

Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

MMDF2C02HD

N–Channel



P–Channel

20



t, TIME (ns)

100

100

10

1

 $T_J = 25^{\circ}C$ td(off) t, TIME (ns) tf 10 td(on)

> 10 RG, GATE RESISTANCE (OHMS)

Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 9. Resistive Switching Time Variation versus Gate Resistance

10

RG, GATE RESISTANCE (OHMS)

100

td(off)

td(on)

t,

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high

N–Channel



Figure 10. Diode Forward Voltage versus Current

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

P-Channel



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



N–Channel

Figure 12. Maximum Rated Forward Biased Safe Operating Area able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.







MMDF2C02HD

N–Channel

P–Channel











Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products Complementary TMOS Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS $(T_{.1} = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

MAXIMUM RATINGS (1) = 25°C unless otherwise hoted)(*)			
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Gate-to-Source Voltage	VGS	± 20	Vdc
Drain Current — Continuous N–Channel P–Channel — Pulsed N–Channel P–Channel	I _D I _{DM}	4.1 3.0 21 15	A
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Total Power Dissipation @ T _A = 25°C ⁽²⁾	PD	2.0	Watts
Thermal Resistance — Junction to Ambient (2)	R _{0JA}	62.5	°C/W
		324 324	mJ
Maximum Lead Temperature for Soldering, 0.0625" from case. Time in Solder Bath is 10 seconds.	Т	260	°C

DEVICE MARKING

D2C03

(1) Negative signs for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION						
Device	Reel Size	Tape Width	Quantity			
MMDF2C03HDR2	13″	12 mm embossed tape	2500 units			

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 4



D

P-Channel

COMPLEMENTARY DUAL TMOS POWER FET 2.0 AMPERES 30 VOLTS RDS(on) = 0.070 OHM (N-CHANNEL) RDS(on) = 0.200 OHM (P-CHANNEL)

MMDF2C03HD

Motorola Preferred Device





ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Character	istic	Symbol	Polarity	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain–Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$		V _(BR) DSS	_	30	_	_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc)		IDSS	(N) (P)	_	_	1.0 1.0	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0)	IGSS	-	_	_	100	nAdc
ON CHARACTERISTICS ⁽²⁾					•		•
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$)		VGS(th)	(N) (P)	1.0 1.0	1.7 1.5	3.0 2.0	Vdc
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Resistance} \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 3.0 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 2.0 \mbox{ Adc}) \end{array}$		R _{DS(on)}	(N) (P)		0.06 0.17	0.070 0.200	Ohm
$\begin{array}{l} \text{Drain-to-Source On-Resistance} \\ (\text{V}_{\text{GS}} = 4.5 \text{ Vdc}, \text{ I}_{\text{D}} = 1.5 \text{ Adc}) \\ (\text{V}_{\text{GS}} = 4.5 \text{ Vdc}, \text{ I}_{\text{D}} = 1.0 \text{ Adc}) \end{array}$		R _{DS(on)}	(N) (P)		0.065 0.225	0.075 0.300	Ohm
Forward Transconductance ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.5 \text{ Adc}$) ($V_{DS} = 3.0 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)		9FS	(N) (P)	2.0 2.0	3.6 3.4		mhos
DYNAMIC CHARACTERISTICS							
Input Capacitance		C _{iss}	(N) (P)	_	450 397	630 550	pF
Output Capacitance	(V _{DS} = 24 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	(N) (P)	_	160 189	225 250	
Transfer Capacitance		C _{rss}	(N) (P)		35 64	70 126	
SWITCHING CHARACTERISTICS ⁽³)						
Turn–On Delay Time	(V _{DD} = 15 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	12 16	24 32	ns
Rise Time	V _{GS} = 4.5 Vdc, R _G = 9.1 Ω)	tr	(N) (P)	_	65 18	130 36	
Turn–Off Delay Time	(V _{DD} = 15 Vdc, I _D = 2.0 Adc,	^t d(off)	(N) (P)		16 63	32 126	
Fall Time	V _{GS} = 4.5 Vdc, R _G = 6.0 Ω)	t _f	(N) (P)		19 194	38 390	
Turn–On Delay Time	(V _{DD} = 15 Vdc, I _D = 3.0 Adc,	^t d(on)	(N) (P)	_	8.0 9.0	16 18	
Rise Time	V _{GS} = 10 Vdc, R _G = 9.1 Ω)	t _r	(N) (P)	_	15 10	30 20	
Turn–Off Delay Time	(V _{DD} = 15 Vdc, I _D = 2.0 Adc,	^t d(off)	(N) (P)	_	30 81	60 162	
Fall Time	V _{GS} = 10 Vdc, R _G = 6.0 Ω)	tf	(N) (P)		23 192	46 384]
Total Gate Charge		QT	(N) (P)		11.5 14.2	16 19	nC
Gate-Source Charge	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₁	(N) (P)	_	1.5 1.1	_	1
Gate-Drain Charge	$(V_{DS} = 24 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{CS} = 10 \text{ Vdc})$	Q ₂	(N) (P)		3.5 4.5	_	1
		Q3	(N) (P)		2.8 3.5	_	1

(continued)

Negative signs for P–Channel device omitted for clarity.
Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MMDF2C03HD

ELECTRICAL CHARACTERISTICS — continued (T_A = 25°C unless otherwise noted)⁽¹⁾

Character	stic	Symbol	Polarity	Min	Тур	Max	Unit
SOURCE-DRAIN DIODE CHARACT	ERISTICS (T _C = 25°C)						
Forward Voltage ⁽²⁾	$ (I_S = 3.0 \text{ Adc}, \text{V}_{GS} = 0 \text{ Vdc}) \\ (I_S = 2.0 \text{ Adc}, \text{V}_{GS} = 0 \text{ Vdc}) $	V _{SD}	(N) (P)	_	0.82 1.82	1.2 2.0	Vdc
Reverse Recovery Time	t _{rr}	(N) (P)		24 42		ns	
	(IF = I _S , dI _S /dt = 100 A/μs)	^t a	(N) (P)		17 16	—	
		tb	(N) (P)		7.0 26		
Reverse Recovery Storage Charge		Q _{RR}	(N) (P)		0.025 0.043		μC

(1) Negative signs for P–Channel device omitted for clarity.

(2) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.



TYPICAL ELECTRICAL CHARACTERISTICS

Figure 2. Transfer Characteristics



Figure 5. On–Resistance Variation with Temperature

Temperature



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

MMDF2C03HD

N–Channel

P–Channel


DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high

N–Channel



Figure 10. Diode Forward Voltage versus Current

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.





Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



N–Channel

Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 12. Maximum Rated Forward Biased Safe Operating Area

P–Channel

MMDF2C03HD

N–Channel

P-Channel











Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's TMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS(on)} and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.







MMDF2N02E

DUAL TMOS MOSFET

3.6 AMPERES

25 VOLTS

RDS(on) = 0.1 OHM



- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- I_{DSS} Specified at Elevated Temperatures
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	25	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ — Continuous @ $T_A = 100^{\circ}C$ — Single Pulse ($t_D \le 10 \ \mu$ s)	ID ID IDM	3.6 2.5 18	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (1)	PD	2.0	W
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 10 Vdc, Peak I _L = 9.0 Apk, L = 6.0 mH, R _G = 25Ω)	E _{AS}	245	mJ
Thermal Resistance, Junction to Ambient ⁽¹⁾	R _{θJA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	ТL	260	°C

DEVICE MARKING

F2N02

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2N02ER2	13″	12 mm embossed tape	2500

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MMDF2N02E

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	•		1	
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc)	ge	V(BR)DSS	25	_	_	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 20$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = 20$ Vdc, $V_{GS} = 0$ Vdc, T	= 125°C)	IDSS			1.0 10	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc		VGS(th)	1.0	2.0	3.0	Vdc
Static Drain-to-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.2 \text{ Adc}$) ($V_{GS} = 4.5 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)		R _{DS(on)}		0.083 0.110	0.100 0.200	Ohm
Forward Transconductance (V _{DS} =	3.0 Vdc, I _D = 1.0 Adc)	9FS	1.0	2.6	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	380	532	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	235	329	1
Transfer Capacitance		C _{rss}	—	55	110	1
SWITCHING CHARACTERISTICS(2)	•	•		•	
Turn–On Delay Time		^t d(on)	-	7.0	21	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	17	30	1
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	27	48	
Fall Time		t _f	—	18	30	1
Turn–On Delay Time		^t d(on)	—	10	30	1
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	t _r	—	35	70	1
Turn–Off Delay Time	$\frac{V_{GS} = 4.5 \text{ Vdc},}{R_G = 9.1 \Omega}$	^t d(off)	-	19	38	1
Fall Time		t _f	-	25	50	1
Gate Charge		QT	-	10.6	30	nC
	(Vps = 16 Vdc, lp = 2.0 Adc.	Q ₁		1.3		1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	2.9	—	1
		Q ₃	_	2.7	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	1				1
Forward On–Voltage(1)	$(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	—	1.0	1.4	Vdc
Reverse Recovery Time		t _{rr}	—	34	66	ns
See Figure 11	$(1s = 2.0 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta	_	17	—	1
	$dl_S/dt = 100 A/\mu s)$	th		17	_	1

Reverse Recovery Storage Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

0.03

μC

 Q_{RR}



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.



During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.





t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet **Medium Power Surface Mount Products TMOS P-Channel Field Effect Transistors**

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided •

MAXIMUM RATINGS $(T_J = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

SS	12	Vdc
	1	
JN	12	Vdc
s	± 8.0	Vdc
D D M	3.4 2.1 17	Adc Apk
D	2.0	Watts
- 55 to 150		°C
JA	62.5	°C/W
L	260	°C
	<u>3S</u> D D JA L	S ± 8.0 D 3.4 D 2.1 M 17 D 2.0 - 55 to 150 JA 62.5 L 260

DEVICE MARKING

D2P01

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2P01HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value





GC



CASE 751-05, Style 11

SO-8



DUAL TMOS POWER FET

2.0 AMPERES

12 VOLTS

RDS(on) = 0.18 OHM



MMDF2P01HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)⁽¹⁾

Cha	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage		V _(BR) DSS				Vdc
$(V_{GS} = 0 Vdc, I_D = 250 \mu Adc)$			12	— 17		m\//°C
Zero Gate Voltage Drain Current		Inco				uAdc
$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		'DSS	—	_	1.0	μιασ
$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}_{J} =$	= 125°C)		_	_	10	
Gate–Body Leakage Current ($V_{GS} = \pm 8.0 \text{ Vdc}, V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage		VGS(th)	0.7			Vdc
$(V_{DS} = V_{GS}, I_{D} = 250 \mu\text{Adc})$ Temperature Coefficient (Negative	$(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)		0.7	1.0 3.0	1.1	mV/°C
Static Drain-to-Source On-Resistar		RDS(op)				Ohm
$(V_{GS} = 4.5 \text{ Vdc}, I_D = 2.0 \text{ Adc})$		D0(011)	—	0.16	0.180	
(VGS = 2.7 Vdc, I _D = 1.0 Adc)				0.2	0.220	
Forward Transconductance (V_{DS} = 2.5 Vdc, I_D = 1.0 Adc)		9FS	3.0	4.75	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	530	740	pF
Output Capacitance	f = 1.0 MHz	C _{OSS}		410	570	
Reverse Transfer Capacitance		C _{rss}	—	177	250	
SWITCHING CHARACTERISTICS(3)						
Turn–On Delay Time		^t d(on)	—	21	45	ns
Rise Time	$(V_{DD} = 6.0 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t _r	_	156	315	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	38	75]
Fall Time		t _f		68	135	1
Turn–On Delay Time		t _{d(on)}		16	35	1
Rise Time	$(V_{DS} = 6.0 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	t _r		44	90	1
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc},$ $R_{G} = 6.0 \Omega)$	^t d(off)		68	135	1
Fall Time	1	tf		54	110	1
Gate Charge		QT		9.3	13	nC
	$(V_{DS} = 10 \text{ Vdc}, \text{ ID} = 2.0 \text{ Adc},$	Q ₁		0.8	_	1
	$V_{GS} = 4.5 \text{ Vdc}$	Q2		4.0	_	1
		Q3		3.0	_	1
SOURCE-DRAIN DIODE CHARACTI	ERISTICS			1	I	
Forward On–Voltage(2)		V _{SD}				Vdc
_	$(I_S = 2.0 \text{ Adc}, V_G S = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_G S = 0 \text{ Vdc}, T_1 = 125^{\circ}\text{C})$		—	1.69	2.0	
				1.2	_	
Reverse Recovery Time		t _{rr}		48		ns
	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a	—	23	—	
	dIS/dt = 100 A/μs)	t _b		25		
Reverse Recovery Stored Charge		Q _{RR}	—	0.05	—	μC
(1) Negative sign for P-Channel device	e omitted for clarity.					

(1) Regardo sign of 1° of anne device of interview of a starty.
(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MMDF2P01HD



Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power

averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 12. Maximum Rated Forward Biased Safe Operating Area







Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Dual P-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's TMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS(on)} and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- IDSS Specified at Elevated Temperatures
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided



Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	25	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
$ \begin{array}{l} \mbox{Drain Current} &\mbox{Continuous } @ \ T_A = 25^\circ C \\ &\ \mbox{Continuous } @ \ T_A = 100^\circ C \\ &\ \mbox{Single Pulse (t_p \le 10 \ \mu s)} \end{array} $	I _D I _D IDM	2.5 1.7 13	Adc Apk
Total Power Dissipation @ T _A = 25°C (2) Derate above 25°C	PD	2.0 16	W mW/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 10 Vdc, Peak I _L = 7.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	245	mJ
Thermal Resistance, Junction to Ambient (2)	R _{0JA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	ΤL	260	°C

DEVICE MARKING

F2P02

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMDF2P02ER2	13″	12 mm embossed tape	2500

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.







MMDF2P02E

DUAL TMOS MOSFET

25 VOLTS

RDS(on) = 0.250 OHM

CASE 751-05, Style 11

SO-8

2.5 AMPERES

4-154

Motorola TMOS Power MOSFET Transistor Device Data

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Chara	cteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		25 —	 2.2		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} =	\pm 20 Vdc, V _{DS} = 0)	IGSS	—	-	100	nAdc
ON CHARACTERISTICS ⁽²⁾		•				•
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		V _{GS(th)}	1.0 -	2.0 3.8	3.0 -	Vdc
Static Drain-to-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc}$) ($V_{GS} = 4.5 \text{ Vdc}, I_D = 1.0 \text{ Adc}$)		R _{DS(on)}		0.19 0.3	0.25 0.4	Ohm
Forward Transconductance (V_{DS} = 3.0 Vdc, I_{D} = 1.0 Adc)		9FS	1.0	2.8	—	Mhos
DYNAMIC CHARACTERISTICS						_
Input Capacitance		C _{iss}	—	340	475	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	220	300	
Transfer Capacitance		C _{rss}	—	75	150	
SWITCHING CHARACTERISTICS ⁽³⁾						
Turn–On Delay Time		^t d(on)	—	20	40	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	40	80	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	53	106	
Fall Time	7	t _f	—	41	82	
Turn–On Delay Time		^t d(on)	—	13	26	
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	29	58	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	30	60	
Fall Time		tf	_	28	56	1
Gate Charge		QT	—	10	15	nC
	(VDS = 16 Vdc, ID = 2.0 Adc,	Q ₁	—	1.0	—	1
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	3.5	_	
		Q ₃	_	3.0	_	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage(2)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	—	1.5	2.0	Vdc
Reverse Recovery Time		t _{rr}	—	32	64	ns
See Figure 11	$(I_{S} = 2.0 \text{ Adc}, V_{CS} = 0 \text{ Vdc}.$	ta	—	19	—	1
	$dl_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	12	—	1

Q_{RR}

0.035

Reverse Recovery Storage Charge

(1) Negative sign for P–Channel device omitted for clarity.

(1) Hogario cignici i Chambi dovice chambi dovice chambi.
(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.

μC



versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.



During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.





t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet **Medium Power Surface Mount Products TMOS P-Channel Field Effect Transistors**

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits •
- Diode Exhibits High Speed, With Soft Recovery •
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T $_{1}$ = 25°C unless otherwise noted)(1)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
$ \begin{array}{l} \text{Drain Current} &\text{Continuous} @ T_A = 25^\circ\text{C} \\ &\text{Continuous} @ T_A = 100^\circ\text{C} \\ &\text{Single Pulse} (t_p \leq 10 \ \mu\text{s}) \end{array} $	ID ID IDM	3.3 2.1 20	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (2)	PD	2.0	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, I _L = 6.0 Apk, L = 18 mH, R _G = 25 Ω)	EAS	324	mJ
Thermal Resistance — Junction to Ambient (2)	R _{θJA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

DEVICE MARKING

D2P02

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

Device	Quantity			
MMDF2P02HDR2	13″	12 mm embossed tape	2500 units	

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value **REV 4**







SO-8

MMDF2P02HD

Motorola Preferred Device

2.0 AMPERES

20 VOLTS

MMDF2P02HD

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				
Drain–Source Breakdown Voltage		V _(BR) DSS				Vdc
(VGS = 0 Vdc, ID = 250 µAdc) Temperature Coefficient (Positive)			20	 25	_	mV/°C
Zero Gate Voltage Drain Current		IDSS			4.0	μAdc
$(V_{DS} = 20 \text{ Vac}, V_{GS} = 0 \text{ Vac})$ $(V_{DS} = 20 \text{ Vac}, V_{GS} = 0 \text{ Vac}, T_{J} =$	= 125°C)		_	_	1.0 10	
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0)		IGSS	_	—	100	nAdc
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage		V _{GS(th)}	4.0	4.5		Vdc
(V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		1.0	1.5 4.0	2.0	mV/°C
Static Drain-to-Source On-Resistan	се	R _{DS(on)}				Ohm
$(V_{GS} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc})$ (VGS = 4.5 Vdc, I_D = 1.0 Adc)			_	0.118 0.152	0.160 0.180	
Forward Transconductance (V _{DS} = 3	3.0 Vdc, I _D = 1.0 Adc)	9FS	2.0	3.0	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	420	588	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	290	406	1
Reverse Transfer Capacitance		C _{rss}		116	232	1
SWITCHING CHARACTERISTICS(3)	•					
Turn–On Delay Time		t _{d(on)}	—	19	38	ns
Rise Time	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	t _r	_	66	132	1
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	25	50	
Fall Time		t _f	—	37	74	1
Turn–On Delay Time		t _{d(on)}	_	11	22	1
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t _r	—	21	42	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	45	90	
Fall Time]	tf	—	36	72	
Gate Charge		QT	—	15	20	nC
	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	Q ₁	_	1.2	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	5.0	—	
		Q ₃	_	4.0	—	
SOURCE-DRAIN DIODE CHARACTE	ERISTICS					
Forward On–Voltage(2)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		4.5		Vdc
	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	1.5 1.24	2.1	
Reverse Recovery Time		t _{rr}	_	38	_	ns
	$(V_{DD} = 15 \text{ V}, \text{ Is} = 2.0 \text{ A},$	ta		17	_	
		tb		21	_	
		Q _{RR}		0.034	_	μC

Negative sign for P–Channel device omitted for clarity.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MMDF2P02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

d

R_{DS(on)} LIMIT THERMAL LIMIT

PACKAGE LIMIT

1

Mounted on 2" sq. FR4 board (1" sq. 2 oz. Cu 0.06"

thick single sided) with one die operating, 10s max.

100 ப

10

100

100

10

0.1

0.01

0.1

ID, DRAIN CURRENT (AMPS)

 $V_{GS} = 20 V$

 $T_{C} = 25^{\circ}C$

SINGLE PULSE

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 12. Maximum Rated Forward Biased







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products **TMOS Dual P-Channel Field Effect Transistors**

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature •
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T $_{1} = 25^{\circ}$ C unless otherwise noted)⁽¹⁾

Rating		Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)		30	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ — Continuous @ $T_A = 100^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu$ s)	I _D ID IDM	3.0 1.9 15	Adc Apk
Total Power Dissipation @ $T_{C} = 25^{\circ}C$ (2)	PD	2.0	Watts
Operating and Storage Temperature Range	Tj, T _{stg}	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 30 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 6.0 Apk, L = 18 mH, R _G = 25Ω)		324	mJ
Thermal Resistance — Junction to Ambient ⁽²⁾	R _{0JA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

DEVICE MARKING

D2P03

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION						
Device	Reel Size	Tape Width	Quantity			
MMDF2P03HDR2	13″	12 mm embossed tape	2500 units			

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value REV 5







CASE 751-05, Style 11 SO-8

MMDF2P03HD

Motorola Preferred Device

DUAL TMOS

POWER MOSFET

2.0 AMPERES

30 VOLTS

MMDF2P03HD

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)⁽¹⁾

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					-	-
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	30 —	 27	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{I} = 125^{\circ}\text{C})$		I _{DSS}	_		1.0 10	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	_		100	nAdc
ON CHARACTERISTICS ⁽²⁾		II				
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)		VGS(th)	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistance $(V_{GS} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc})$ $(V_{GS} = 4.5 \text{ Vdc}, I_D = 1.0 \text{ Adc})$		R _{DS(on)}		0.170 0.225	0.200 0.300	Ohm
Forward Transconductance (V _{DS} = 3.0 Vdc, I _D = 1.0 Adc)		9FS	2.0	3.4	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	397	550	pF
Output Capacitance	$(V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	—	189	250	
Transfer Capacitance		C _{rss}	—	64	126	
SWITCHING CHARACTERISTICS ⁽³					-	-
Turn–On Delay Time		^t d(on)	—	16.25	33	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	_	17.5	35]
Turn–Off Delay Time	$R_{\rm G} = 6.0 \ \Omega$)	^t d(off)	_	62.5	125]
Fall Time	7	t _f	—	194	390	1
Turn–On Delay Time		^t d(on)	_	9.0	18	1
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t _r	_	10	20	1
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	_	81	162	1
Fall Time	1	tf	_	192	384	1
Gate Charge See Figure 8	(Vps = 24 Vdc, lp = 2.0 Adc.	QT	_	14.2	19	nC
		Q ₁	_	1.1	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	4.5	—	
		Q ₃	_	3.5	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS	II			I	1
Forward On–Voltage(2)		V _{SD}	_	1.82 1.36	2.0	Vdc
Reverse Recovery Time See Figure 15		t _{rr}		42.3	_	ns
	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		15.6	_]
	dlg/dt = 100 Å/µs)	t _b	—	26.7	—	1
Reverse Recovery Stored Charge		Ορρ	_	0.044	_	uС

(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMDF2P03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 15. Diode Reverse Recovery Waveform
Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
$ \begin{array}{l} \text{Drain Current} &\text{Continuous} @ T_{\text{A}} = 25^{\circ}\text{C} \\ &\text{Continuous} @ T_{\text{A}} = 100^{\circ}\text{C} \\ &\text{Single Pulse} (t_{\text{p}} \leq 10 \ \mu\text{s}) \end{array} $	I _D I _D I _{DM}	3.8 2.6 19	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C(1)$	PD	2.0	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 9.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	405	mJ
Thermal Resistance — Junction to Ambient (1)	R _{0JA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

D3N02

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION				
Device Reel Size Tape Width Quantity				
MMDF3N02HDR2	13″	12 mm embossed tape	2500	

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





G



CASE 751-05, Style 11

SO-8

MMDF3N02HD

Motorola Preferred Device

DUAL TMOS POWER MOSFET

3.0 AMPERES

20 VOLTS

RDS(on) = 0.090 OHM

MMDF3N02HD

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Char	acteristic	Symbol	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	OFF CHARACTERISTICS						
$ \begin{array}{ c c c c } \hline Temperature Coefficient (Positive) & & 29 & & mV/C \\ \hline CDg = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & IDSS & - & - & 1.0 \\ (VDg = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & IDSS & - & - & 1.0 \\ \hline CDG = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & IGSS & - & - & 1.0 \\ \hline CDG = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & IGSS & - & - & 1.0 \\ \hline CDG = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & IGSS & - & - & 1.0 \\ \hline CDG = 20 Vdc, VGg = 0 Vdc, T_J = 125°C) & VGS(h) & 1.0 & 1.5 & 2.0 \\ \hline CDG = 20 Vdc, VGg = 0 Vdc, T_J = 15 Vdc, VGG = 0 Vdc, T_J = 1.5 Vdc, I_J = 1.5 Adc) & VGS(h) & - & 0.058 & 0.090 \\ \hline CVGg = 10 Vdc, I_D = 3.0 Adc, VGG = 0 Vdc, T_J = 1.5 Vdc, VGG = 0 Vdc, T_J = 1.0 MHz) & VGG = 10 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.5 Adc & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 1.0 MHz) & VGG = 0 Vdc, I_J = 0 Vd$	Drain-to-Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 µAdc))	V(BR)DSS	20	_	_	Vdc
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Temperature Coefficient (Positive)			_	29	—	mV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{CS} = 0 \text{ Vdc}, T_{1} = 125^{\circ}\text{C})$		IDSS			1.0 10	μAdc
	Gate–Body Leakage Current ($V_{GS} = \pm 20$ Vdc, $V_{DS} = 0$)		IGSS		_	100	nAdc
	DN CHARACTERISTICS(1)				I		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	t (Negative)	VGS(th)	1.0	1.5 4.0	2.0	Vdc mV/°C
Forward Transconductance (VDS = 3.0 Vdc, ID = 1.5 Adc) gFS 2.0 3.88 - Mhos DYNAMIC CHARACTERISTICS Input Capacitance (VDS = 16 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Ciss - 455 630 P Output Capacitance (VDS = 16 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Ciss - 184 250 SWITCHING CHARACTERISTICS(2) - 455 630 P SWITCHING CHARACTERISTICS(2) - 455 116 22 Turn-On Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 6.0 Ω) 17 35 116 Turn-On Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) 16 17 35 Fail Time VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) 17 32 64 Turn-On Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) 17 32 64 Turn-Off Delay Time (VDS = 16 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, VGS = 10	Static Drain–to–Source On–Resistan (V _{GS} = 10 Vdc, I _D = 3.0 Adc) (V _{GS} = 4.5 Vdc, I _D = 1.5 Adc)	ice	R _{DS(on)}		0.058 0.074	0.090 0.100	Ohms
	Forward Transconductance (V _{DS} = 3	3.0 Vdc, I _D = 1.5 Adc)	9FS	2.0	3.88	—	Mhos
$ \begin{array}{ c c c c c c } \hline Input Capacitance \\ \hline Output Capacitance \\ \hline Output Capacitance \\ \hline Transfer Capacitance \\ \hline Turn-On Delay Time \\ \hline Turn-Of Dela$	DYNAMIC CHARACTERISTICS						
$ \begin{array}{ c c c c c c } \hline \text{Output Capacitance} & (VDS = 16 VdC, VGS = 0 VdC, \\ f = 1.0 \text{MHz}) & \hline COSS & & 184 & 250 \\ \hline C_{RS} & & 45 & 90 \\ \hline \hline C_{RS} & & 45 & 90 \\ \hline \hline C_{RS} & & 45 & 90 \\ \hline \hline C_{RS} & & 11 & 22 \\ \hline \hline C_{RS} & & 11 & 22 \\ \hline \hline C_{RS} & & 58 & 116 \\ \hline \hline t_{d}(on) & & 11 & 22 \\ \hline \hline t_{r} & & 58 & 116 \\ \hline t_{d}(off) & & 17 & 35 \\ \hline \hline t_{r} & & 58 & 116 \\ \hline t_{d}(off) & & 17 & 35 \\ \hline \hline t_{r} & & 20 & 40 \\ \hline \hline Turn-On Delay Time & \\ \hline Fall Time & & & & & & & & & & & & & & & & & & &$	Input Capacitance		C _{iss}	_	455	630	pF
$\begin{array}{ c c c c c c c c c } \hline Transfer Capacitance & C_{rss} & - & 45 & 90 \\ \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	184	250]
SWITCHING CHARACTERISTICS ⁽²⁾ Turn-On Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 4.5 Vdc, RG = 6.0 Ω) Tt 11 22 ns Fail Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 6.0 Ω) tr - 11 22 40 Turn-Off Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) tr - 7.0 21 Rise Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) td(on) - 7.0 21 Turn-Off Delay Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 10 Vdc, RG = 6.0 Ω) td(off) - 27 54 Fall Time (VDS = 16 Vdc, ID = 3.0 Adc, VGS = 0 Vdc, VGS = 10 Vdc) tf - 21 42 Gate Charge (VDS = 16 Vdc, ID = 3.0 Adc, VGS = 0 Vdc) QT - 1.3 - See Figure 8 (VDS = 16 Vdc, ID = 3.0 Adc, VGS = 0 Vdc) VdC - 2.4 - Source-Draxin DioDe CHARACTERSTICS (IS = 3.0 Adc, VGS = 0 Vdc, TJ = 125°C) VSD - 0.79 1.3 - Forward On-Voltage ⁽¹⁾ (IS = 3.0 Adc, VGS = 0 Vdc, dIS = 0 Vdc, dIS = 0 Vdc, dIS = 0 Vdc, dIS = 0 Vdc	Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	_	45	90	
Turn-On Delay Time td(on) 11 22 ns Rise Time (VDD = 10 Vdc, ID = 3.0 Adc, VGS = 4.5 Vdc, RG = 6.0 Ω) tr 58 116 Turn-Off Delay Time tr 17 35 116	SWITCHING CHARACTERISTICS ⁽²⁾						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–On Delay Time		^t d(on)		11	22	ns
$ \begin{array}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	_	58	116]
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	_	17	35]
$ \frac{\text{Turn-On Delay Time}}{\text{Rise Time}} \\ \frac{\text{Rise Time}}{\text{Turn-Off Delay Time}} \\ \frac{\text{Fall Time}}{\text{Fall Time}} \\ \frac{\text{Gate Charge}}{\text{See Figure 8}} \\ \frac{\text{V}_{\text{OS}} = 10 \text{ Vdc}, \text{I}_{\text{D}} = 3.0 \text{ Adc}, \text{V}_{\text{GS}} = 10 \text{ Vdc}, \text{R}_{\text{G}} = 6.0 \Omega} \\ \frac{\text{V}_{\text{OS}} = 10 \text{ Vdc}, \text{R}_{\text{G}} = 6.0 \Omega} \\ \frac{\text{V}_{\text{Off}}}{\text{t}_{\text{f}}} \\ \frac{}{\text{-}} \\ \frac{21}{2} \\ \frac$	Fall Time		t _f	_	20	40]
$ \frac{\text{Rise Time}}{\text{Turm-Off Delay Time}} = \begin{pmatrix} (V_{\text{DD}} = 10 \text{ Vdc}, \text{Ip} = 3.0 \text{ Adc}, \\ V_{\text{GS}} = 10 \text{ Vdc}, \\ R_{\text{G}} = 6.0 \Omega \end{pmatrix} & \frac{t_{\text{f}}}{t_{\text{d}}} & - & 32 & 64 \\ \hline t_{\text{d}}(\text{off}) & - & 27 & 54 \\ \hline t_{\text{f}} & - & 21 & 42 \\ \hline \text{Gate Charge} \\ \text{See Figure 8} & \\ (V_{\text{DS}} = 16 \text{ Vdc}, \text{Ip} = 3.0 \text{ Adc}, \\ V_{\text{GS}} = 10 \text{ Vdc} \end{pmatrix} & \frac{Q_{\text{T}}}{P_{\text{G}}} & - & 12.5 & 18 \\ \hline Q_{1} & - & 1.3 & - \\ Q_{2} & - & 2.8 & - \\ \hline Q_{3} & - & 2.4 & - \\ \hline \\ \text{SOURCE-DRAIN DIODE CHARACTERISTICS} & \\ \hline \text{Forward On-Voltage}^{(1)} & (\text{IS} = 3.0 \text{ Adc}, \text{V}_{\text{GS}} = 0 \text{ Vdc}) & \frac{V_{\text{SD}}}{P_{\text{G}}} & - & 0.79 & 1.3 \\ (\text{IS} = 3.0 \text{ Adc}, \text{V}_{\text{GS}} = 0 \text{ Vdc}, \text{IJ} = 125^{\circ}\text{C}) & \frac{V_{\text{SD}}}{P_{\text{G}}} & - & 0.79 & 1.3 \\ \hline \text{Reverse Recovery Time} & \\ \hline \text{See Figure 15} & (\text{IS} = 3.0 \text{ Adc}, \text{V}_{\text{GS}} = 0 \text{ Vdc}, \\ \text{dIS}/\text{dt} = 100 \text{ A/}\mu\text{s}) & \frac{t_{\text{fr}}}{t_{\text{b}}} & - & 18 & - \\ \hline \text{Q}_{\text{RR}} & - & 0.025 & - & \mu\text{C} \\ \hline \text{Q}_{\text{RR}} & - & 0.025 & - & \mu\text{C} \\ \hline \text{Matrix} & -$	Turn–On Delay Time		t _{d(on)}	—	7.0	21]
$\begin{tabular}{ c c c c c c c } \hline Turn-Off Delay Time & $V_{GS} = 10 \ Vdc, $R_G = 6.0 \ \Omega$)$ & $t_{G} = 6.0 \ \Omega$ & $t_{G} = 6.0 \ \Omega$ & $t_{f} & -$$$ & 27 & 54 & $t_{f} & -$$$ & 21 & 42 & $t_{f} & -$$$ & 12.5 & 18 & nC & $t_{G} & 01 & 01 & $t_{G} & $-$$$ & 13 & $-$$$ & $t_{G} & 01 & $-$$$ & 13 & $-$$$$ & $t_{G} & $-$$$ & 2.8 & $-$$$ & 02 & 02 & $t_{G} & 02 & 02 & $t_{G} & 02 & 02 & $t_{G} & 02 & $t_{G} & 02 & $t_{G} & $t_{G} & 02 & $t_{G} & t_{G}	Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	_	32	64	1
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	_	27	54	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Fall Time		tf	_	21	42	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Gate Charge		QT	_	12.5	18	nC
$ \begin{array}{ c c c c c c c c } \hline V_{GS} = 10 \ Vdc) & \hline Q_2 & - & 2.8 & - & \\ \hline Q_3 & - & 2.4 & - & \\ \hline \hline Q_3 & - & 2.4 & - & \\ \hline \hline SOURCE-DRAIN DIODE CHARACTERISTICS \\ \hline \hline SOURCE-DRAIN DIODE CHARACTERISTICS \\ \hline Forward On-Voltage(1) & (I_S = 3.0 \ Adc, \ V_{GS} = 0 \ Vdc) & V_{SD} & - & 0.79 & 1.3 & Vdc \\ \hline (I_S = 3.0 \ Adc, \ V_{GS} = 0 \ Vdc, \ T_J = 125^{\circ}C) & \hline & - & 0.72 & - & \\ \hline \hline Reverse Recovery Time \\ See \ Figure 15 & & & \\ \hline (I_S = 3.0 \ Adc, \ V_{GS} = 0 \ Vdc, \\ dI_S/dt = 100 \ A/\mu s) & \hline & t_{p} & - & 18 & - & \\ \hline \hline t_b & - & 5.0 & - & \\ \hline \hline Q_{RR} & - & 0.025 & - & \mu C \\ \hline \end{array} $	See Figure 8	(V _{DS} = 16 Vdc, I _D = 3.0 Adc,	Q ₁	_	1.3	—	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	2.8	—	1
SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage ⁽¹⁾ (IS = 3.0 Adc, VGS = 0 Vdc) (IS = 3.0 Adc, VGS = 0 Vdc, TJ = 125°C) VSD 0.79 1.3 Vdc Reverse Recovery Time See Figure 15 (IS = 3.0 Adc, VGS = 0 Vdc, dIS/dt = 100 A/µs) trr 23 ns Reverse Recovery Stored Charge (IS = 3.0 Adc, VGS = 0 Vdc, dIS/dt = 100 A/µs) tb 5.0				_	2.4	—	1
$ \begin{array}{c c} \mbox{Forward On-Voltage(1)} & (I_{S} = 3.0 \mbox{ Adc}, V_{GS} = 0 \mbox{ Vdc}, T_{J} = 125^{\circ} C) \\ (I_{S} = 3.0 \mbox{ Adc}, V_{GS} = 0 \mbox{ Vdc}, T_{J} = 125^{\circ} C) \\ \hline \mbox{Reverse Recovery Time} \\ \mbox{See Figure 15} & (I_{S} = 3.0 \mbox{ Adc}, V_{GS} = 0 \mbox{ Vdc}, \\ \mbox{ dI}_{S}/dt = 100 \mbox{ A/} \mu s) \\ \hline \mbox{ to } & - & \mbox{ 1.3} \\ \hline \mbox{ tr} & - & \mbox{ 0.79} \\ & \mbox{ 0.72} \\ & \mbox{ 23} \\ \hline \mbox{ to } & - & \mbox{ 18} \\ \hline \mbox{ to } & - & \mbox{ 18} \\ \hline \mbox{ to } & - & \mbox{ 18} \\ \hline \mbox{ to } & - & \mbox{ 18} \\ \hline \mbox{ to } & - & \mbox{ 18} \\ \hline \mbox{ Reverse Recovery Stored Charge} \\ \hline \end{tabular} $	SOURCE-DRAIN DIODE CHARACTE	ERISTICS				•	•
$ \frac{1}{10000000000000000000000000000000000$	Forward On–Voltage(1)	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}		0.79 0.72	1.3	Vdc
See Figure 15 $(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu \text{s})$ t_a 18 Reverse Recovery Stored Charge Q_{RR} 0.025 μ C	Reverse Recovery Time		t _{rr}		23	_	ns
dl _S /dt = 100 Å/μs) t _b 5.0 Reverse Recovery Stored Charge Q _{RR} 0.025 μC	See Figure 15	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	18	_]
Reverse Recovery Stored ChargeQRR-0.025-μC		$dI_S/dt = 100 \ \bar{A}/\mu s)$	tb		5.0		
	Reverse Recovery Stored Charge]	Q _{RR}	_	0.025	—	μC

(2) Switching characteristics are independent of operating junction temperature.

MMDF3N02HD

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MMDF3N02HD



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

100

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 12. Maximum Rated Forward Biased Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided



Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
$ Drain Current - Continuous @ TA = 25°C - Continuous @ TA = 100°C - Single Pulse (tp ≤ 10 \mus) $	I _D I _D IDM	4.1 3.0 40	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C(1)$	PD	2.0	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 30 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 9.0 Apk, L = 8.0 mH, R _G = 25Ω)	EAS	324	mJ
Thermal Resistance — Junction to Ambient (1)	R _{0JA}	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

DEVICE MARKING

D3N03

ORDE	RING	INFORMATION	

Device	Reel Size	Tape Width	Quantity
MMDF3N03HDR2	13″	12 mm embossed tape	2500 units

(1) When mounted on 2" square FR-4 board (1" square 2 oz. Cu 0.06" thick single sided) with one die operating, 10s max.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value REV 5



D

MMDF3N03HD



MMDF3N03HD

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
		Symbol		אני	INIAX	Unit
OFF CHARACTERISTICS		V		1	i	Vda
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$	ge	v(BR)DSS	30	_	_	Vac
Temperature Coefficient (Positive	e)		—	34.5	—	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{CS}$	ı = 125°C)		_		1.0 10	
Gate-Body Leakage Current (VGS	$S = \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0)$	IGSS			100	nAdc
ON CHARACTERISTICS ⁽¹⁾				1		
Gate Threshold Voltage	Gate Threshold Voltage					Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu \text{Adc})$			1.0	1.7	3.0	m)//00
Inresnoid Temperature Coefficient (Negative)						mv/°C
Static Drain-to-Source On-Resist (Vcs = 10 Vdc, $ln = 3.0$ Adc)	ance	RDS(on)	_	0.06	0.07	Ohms
$(V_{GS} = 4.5 \text{ Vdc}, I_D = 1.5 \text{ Adc})$	D = 1.5 Adc		—	0.065	0.075	
Forward Transconductance		9FS				Mhos
$(V_{DS} = 3.0 \text{ Vdc}, I_{D} = 1.5 \text{ Adc})$			2.0	3.6	—	
DYNAMIC CHARACTERISTICS	1					
Input Capacitance		C _{iss}	_	450	630	pF
Output Capacitance	f = 1.0 MHz	C _{OSS}	—	160	225	
Transfer Capacitance		C _{rss}	—	35	70	
SWITCHING CHARACTERISTICS	2)		_			
Turn-On Delay Time		^t d(on)	—	12	24	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	—	65	130	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	16	32	1
Fall Time	1	t _f	—	19	38	1
Turn-On Delay Time		^t d(on)	—	8	16	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	—	15	30	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 9.1 \Omega)$	td(off)	_	30	60	1
Fall Time	1	t _f	—	23	46	1
Gate Charge		QT	—	11.5	16	nC
	(Vps = 10 Vdc, lp = 3.0 Adc.	Q ₁	—	1.5	—	1
	$V_{GS} = 10 \text{ Vdc}$	Q ₂	—	3.5	_	1
		Q ₃	_	2.8	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	-		1	1	
Forward On–Voltage(1)	(10 - 3.0 Ade)(00 - 0.)(de)	V _{SD}				Vdc
	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		-	0.82	1.2	
				0.7		
See Figure 12	$(I_{S} = 3.0 \text{ Adc}, V_{CS} = 0 \text{ Vdc},$	trr		24		ns .
	$dI_S/dt = 100 \text{ A}/\mu\text{s}$)	ta		17		4
		tb		7		
Reverse Recovery Storage Charge		Q _{RR}	-	0.025	-	μC

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

MMDF3N03HD

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, $t_{\Gamma\Gamma}$, due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short $t_{\Gamma\Gamma}$ and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of

snappy. Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

1 is considered ideal and values less than 0.5 are considered



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 9). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.





Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge



Figure 11. Diode Forward Voltage versus Current

Motorola TMOS Power MOSFET Transistor Device Data

10

RG, GATE RESISTANCE (OHMS)

Figure 10. Resistive Switching Time Variation

versus Gate Resistance

100

d(on)

1

MMDF3N03HD



Safe Operating Area

Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
$ Drain Current - Continuous @ T_A = 25^{\circ}C - Continuous @ T_A = 100^{\circ}C - Single Pulse (t_p \le 10 \ \mu s) $	I _D I _D IDM	5.2 4.1 48	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ ⁽¹⁾	PD	2.0	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Thermal Resistance — Junction to Ambient ⁽¹⁾	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

DEVICE MARKING

D4N01

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMSF4N01HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value. REV 4





CASE 751-05, Style 11

SO-8

MMDF4N01HD

Motorola Preferred Device

DUAL TMOS POWER MOSFET

4.0 AMPERES

20 VOLTS

RDS(on) = 0.045 OHM

MMDF4N01HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						-
Drain–Source Breakdown Voltage		V(BR)DSS				Vdc
$(V_{GS} = 0 Vdc, I_D = 0.25 mAdc)$, ,	20	— 2.0		m\//°C
Zero Gate Voltage Drain Current	/			2.0		
$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		USS	_	_	1.0	μλάς
$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}_{J}$	= 125°C)		—	—	10	
Gate-Body Leakage Current (VGS	$= \pm 8.0 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)					-	-
Gate Threshold Voltage	Gate Threshold Voltage					Vdc
(V _{DS} = V _{GS} , I _D = 0.25 mAdc) Temperature Coefficient (Negativ	a)		0.6	0.8	1.1	mV/°C
Static Drain-to-Source On-Resista	nce	Rpc(ar)		2.0		Ohm
$(V_{GS} = 4.5 \text{ Vdc}, I_D = 4.0 \text{ Adc})$		· DS(00)	—	0.035	0.045	
(VGS = 2.7 Vdc, I _D = 2.0 Adc)			_	0.043	0.055	
Forward Transconductance (V _{DS} =	2.5 Vdc, I _D = 2.0 Adc)	9FS	3.0	6.0	—	mhos
DYNAMIC CHARACTERISTICS				-		
Input Capacitance		C _{iss}	—	425	595	pF
Output Capacitance	$(V_{DS} = 10 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	270	378	
Reverse Transfer Capacitance		C _{rss}	—	115	230]
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	—	13	26	ns
Rise Time	$(V_{DD} = 6.0 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	t _r	_	60	120	1
Turn–Off Delay Time	$V_{GS} = 2.7 \text{ vac},$ $R_{G} = 2.3 \Omega)$	^t d(off)	_	20	40	1
Fall Time	1	t _f	_	29	58	1
Turn–On Delay Time		t _{d(on)}		10	20	1
Rise Time	$(V_{DD} = 6.0 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	t _r		42	84	1
Turn–Off Delay Time	- V _{GS} = 4.5 Vdc, R _G = 2.3 Ω)	^t d(off)		24	48	
Fall Time		t _f		28	56	1
Gate Charge		QT		9.2	13	nC
(See Figure 8)	$(V_{DC} = 10)/dc$ $ _{D} = 4.0$ Adc	Q ₁		1.3	_	1
	$V_{GS} = 4.5 \text{ Vdc}$	Q2		3.5	_	1
		 Q3		3.0	_	1
SOURCE-DRAIN DIODE CHARACT	FRISTICS	Ŭ		1	I	1
Forward On–Voltage(1)		Vsn				Vdc
	$(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 4.0 \text{ Adc}, V_{CS} = 0 \text{ Vdc}, T_1 = 125^{\circ}\text{C})$		—	0.95	1.1	
	(_	0.78	—	
Reverse Recovery Time		t _{rr}		38		ns
	$(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a		17	—]
	dl _S /dt = 100 A/µs)	t _b		22	—	
Reverse Recovery Stored Charge		Q _{RR}	_	0.028	_	μC

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMDF4N01HD



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power

averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 12. Maximum Rated Forward Biased Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

Product Preview Medium Power Surface Mount Products TMOS Dual N-Channel with Monolithic Zener ESD Protected Gate

EZFETs[™] are an advanced series of power MOSFETs which utilize Motorola's High Cell Density TMOS process and contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low R_{DS(on)} and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 8.0	Vdc
Drain Current — Continuous @ T _A = 25°C (1) — Continuous @ T _A = 70°C (1) — Pulsed Drain Current (3)	I _D I _D IDM	4.5 4.0 23	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	2.0 16	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	1.39 11.11	Watts mW/°C
Operating and Storage Temperature Range	TJ, T _{sta}	- 55 to 150	°C

RatingSymbolTyp.Max.UnitThermal Resistance— Junction to Ambient, PCB Mount (1)
— Junction to Ambient, PCB Mount (2)R_{θJA}
R_{θJA}—62.5
90°C/W

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 4.5 V, @ 10 Seconds)

(2) When mounted on minimum recommended FR-4 or G-10 board ($V_{GS} = 4.5$ V, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING

ORDERING INFORMATION

D4N017	Device	Reel Size	Tape Width	Quantity
D4N012	MMDF4N01ZR2	13″	12 mm embossed tape	2500 units

This document contains information on a new product. Specifications and information are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.







MMDF4N01Z

Motorola Preferred Device

DUAL TMOS

POWER MOSFET

20 VOLTS RDS(on) = 0.045 OHM

4.0 AMPERES



ELECTRICAL CHARACTERISTICS ($T_{\Delta} = 25^{\circ}C$ unless otherwise noted)

V(BR)DSS IDSS IGSS VGS(th)	20 	 	 	Vdc mV/°C μAdc
V(BR)DSS IDSS IGSS VGS(th)	20 	15 	 2.0 10 5.0	Vdc mV/°C μAdc
IDSS IGSS VGS(th)	20 — — — — 0.7	 	 2.0 10 5.0	mV/°C μAdc
IDSS IGSS VGS(th)			2.0 10 5.0	μAdc
IGSS VGS(th)	0.7		2.0 10 5.0	
IGSS VGS(th)	0.7		5.0	
VGS(th)	0.7	0.00		
VGS(th)	0.7	0.00		
R _{DS(on})	0.7	0.00		Vdc
R _{DS(on})		0.83 3.0	1.1 —	mV/°C
23(01)				mΩ
	_	35 45	45 55	
9FS				Mhos
010	5.0	8.5	—	
C _{iss}	-	450	630	pF
C _{OSS}	—	160	225	
C _{rss}	_	330	460	
^t d(on)	—	28	40	ns
tr	_	128	180	
^t d(off)	_	194	270	
tf	_	195	270	
^t d(on)	_	50	70	ns
tr	_	340	475	
^t d(off)	_	106	150	
t _f	_	197	275	
QT	_	10.5	15	nC
Q ₁	_	0.8		
Q ₂	_	4.4		
Q ₃	_	3.0		
				1
V _{SD}				Vdc
	_	0.84 0.65	1.2	
t _{rr}	_	250	—	ns
ta	_	88		1
tb	_	162		
Q _{RR}	_	1.0		μC
	9FS Ciss Coss Crss td(on) tr td(off) tf td(off) tf Q1 Q2 Q3 VSD trr ta tb QRR	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

cts typical values.
$$C_{pk} = \left| \frac{Max \text{ limit} - Typ}{3x \text{ SIGMA}} \right|$$

Medium Power Field Effect Transistor

N–Channel Enhancement Mode Silicon Gate TMOS E–FET [™] SOT–223 for Surface Mount

This advanced E–FET is a TMOS Medium Power MOSFET designed to withstand high energy in the avalanche and commutation modes. This new energy efficient device also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, dc–dc converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. The device is housed in the SOT–223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low R_{DS(on)} 0.25 Ω max
- The SOT–223 Package can be Soldered Using Wave or Reflow. The Formed Leads Absorb Thermal Stress During Soldering, Eliminating the Possibility of Damage to the Die
- Available in 12 mm Tape and Reel Use MMFT1N10ET1 to order the 7 inch/1000 unit reel. Use MMFT1N10ET3 to order the 13 inch/4000 unit reel.

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DS}	100	\/da
Gate-to-Source Voltage — Continuous	V _{GS}	±20	Vac
Drain Current — Continuous — Pulsed	I _D I _{DM}	1 4	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD ⁽¹⁾	0.8 6.4	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 60 V, V _{GS} = 10 V, Peak I _J = 1 A, L = 0.2 mH, R _G = 25Ω)	EAS	168	mJ

DEVICE MARKING

1N10

THERMAL CHARACTERISTICS

Thermal Resistance — Junction-to-Ambient (surface mounted)	R _{θJA}	156	°C/W
Maximum Temperature for Soldering Purposes,	ΤL	260	°C
Time in Solder Bath		10	Sec

(1) Power rating when mounted on FR-4 glass epoxy printed circuit board using recommended footprint.

Preferred devices are Motorola recommended choices for future use and best overall value.







Motorola Preferred Device

MEDIUM POWER

TMOS FET

1 AMP

100 VOLTS

RDS(on) = 0.25 OHM

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

Charao	teristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltage	$(V_{GS} = 0, I_D = 250 \ \mu A)$	V _(BR) DSS	100	—	—	Vdc
Zero Gate Voltage Drain Current, (V_{DS} = 100 V, V_{GS} = 0)		IDSS	—	—	10	μAdc
Gate-Body Leakage Current, (VGS =	20 V, V _{DS} = 0)	I _{GSS}	—	—	100	nAdc
ON CHARACTERISTICS		•				
Gate Threshold Voltage, ($V_{DS} = V_{GS}$;, I _D = 1 mA)	VGS(th)	2	—	4.5	Vdc
Static Drain-to-Source On-Resistan	ce, (V _{GS} = 10 V, I _D = 0.5 A)	R _{DS(on)}	—	—	0.25	Ohms
Drain-to-Source On-Voltage, (VGS =	= 10 V, I _D = 1 A)	VDS(on)	—	—	0.33	Vdc
Forward Transconductance, (V _{DS} = 10 V, I _D = 0.5 A)		9FS	—	2.2	—	mhos
DYNAMIC CHARACTERISTICS		•				
Input Capacitance	(V _{DS} = 20 V, V _{GS} = 0,	C _{iss}	—	410	—	
Output Capacitance		C _{oss}	—	145	—	pF
Reverse Transfer Capacitance	f = 1 MHz)	C _{rss}	—	55	—	1
SWITCHING CHARACTERISTICS	•	•	•			
Turn–On Delay Time		^t d(on)	—	15	—	
Rise Time	$(V_{DD} = 25 \text{ V}, \text{ I}_{D} = 0.5 \text{ A})$	tr	—	15	—	
Turn–Off Delay Time	$R_{GS} = 25 \text{ ohms}$	^t d(off)	—	30	—	115
Fall Time		tf	—	32	—	1
Total Gate Charge	$(V_{DS} = 80 V I_{D} = 1 A$	Qg	—	7	—	
Gate-Source Charge	$V_{GS} = 10 \text{ Vdc})$	Qgs	—	1.3	_	nC
Gate-Drain Charge	See Figures 15 and 16	Q _{gd}	—	3.2	-	
SOURCE DRAIN DIODE CHARACTEI	RISTICS ⁽¹⁾					
Forward On–Voltage	I _S = 1 A, V _{GS} = 0	V _{SD}	—	0.8	—	Vdc
Forward Turn-On Time	$I_{S} = 1 A, V_{GS} = 0,$	t _{on}	Lii	mited by stra	ay inductan	се
Reverse Recovery Time	$V_R = 50 V$	t _{rr}	—	90	—	ns

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%

MMFT1N10E



Temperature

MMFT1N10E

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on an ambient temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various ambient temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, BV_{DSS} . The switching SOA is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.



Figure 7. Maximum Rated Forward Biased Safe Operating Area



Figure 8. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 10 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of IFM and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 9 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dls/dt is specified with a maximum value. Higher values of dls/dt require an appropriate derating of IFM, peak VDS or both. Ultimately dls/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

V_{DS(pk)} is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

VR is specified at 80% rated BVDSS to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dIs/dt of 400 A/µs.







Figure 10. Commutating Safe Operating Area (CSOA)



Figure 12. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Safe Operating Area Test Circuit







Figure 14. Capacitance Variation With Voltage



Figure 15. Gate Charge versus Gate–To–Source Voltage



 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%.

Figure 16. Gate Charge Test Circuit

Medium Power Field Effect Transistor N-Channel Enhancement Mode

Silicon Gate TMOS E–FET ™ SOT–223 for Surface Mount

This advanced E–FET is a TMOS Medium Power MOSFET designed to withstand high energy in the avalanche and commutation modes. This device is also designed with a low threshold voltage so it is fully enhanced with 5 Volts. This new energy efficient device also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, dc–dc converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. The device is housed in the SOT–223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low Drive Requirement to Interface Power Loads to Logic Level ICs, VGS(th) = 2 Volts Max
- Low R_{DS(on)} 0.15 Ω max
- The SOT-223 Package can be Soldered Using Wave or Reflow. The Formed Leads Absorb Thermal Stress During Soldering, Eliminating the Possibility of Damage to the Die
- Available in 12 mm Tape and Reel Use MMFT2N02ELT1 to order the 7 inch/1000 unit reel. Use MMFT2N02ELT3 to order the 13 inch/4000 unit reel.

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

ТМ	OS





MMFT2N02EL

Motorola Preferred Device

MEDIUM POWER

LOGIC LEVEL TMOS FET

1.6 AMP

CASE 318E–04, STYLE 3 TO–261AA

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DS}	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	±15	Vuc
Drain Current — Continuous — Pulsed	I _D IDM	1.6 6.4	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D (1)	0.8 6.4	Watts mW/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-65 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 10 \text{ V}, V_{GS} = 5 \text{ V}, \text{ Peak I}_L = 2 \text{ A}, L = 0.2 \text{ mH}, R_G = 25 \Omega$)	E _{AS}	66	mJ

DEVICE MARKING

2N02L

THERMAL CHARACTERISTICS

Thermal Resistance — Junction-to-Ambient (surface mounted)	$R_{\theta JA}$	156	°C/W
Maximum Temperature for Soldering Purposes,	ΤL	260	°C
Time in Solder Bath		10	Sec

(1) Power rating when mounted on FR-4 glass epoxy printed circuit board using recommended footprint.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

Charac	teristic	Symbol	Min	Тур	Мах	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage,	$(V_{GS} = 0, I_D = 250 \mu\text{A})$	V(BR)DSS	20	—	—	Vdc	
Zero Gate Voltage Drain Current, (V_{DS} = 20 V, V_{GS} = 0)		IDSS	—	—	10	μAdc	
Gate-Body Leakage Current, (V _{GS} =	15 V, V _{DS} = 0)	IGSS	—	—	100	nAdc	
ON CHARACTERISTICS		•					
Gate Threshold Voltage, ($V_{DS} = V_{GS}$, I _D = 1 mA)	VGS(th)	1	—	2	Vdc	
Static Drain-to-Source On-Resistant	ce, (V _{GS} = 5 V, I _D = 0.8 A)	R _{DS(on)}	—	—	0.15	Ohms	
Drain-to-Source On-Voltage, (VGS =	= 5 V, I _D = 1.6 A)	V _{DS(on)}	—	—	0.32	Vdc	
Forward Transconductance, (V _{DS} = 1	Forward Transconductance, (V _{DS} = 10 V, I _D = 0.8 A)		—	2.6	—	mhos	
DYNAMIC CHARACTERISTICS							
Input Capacitance	(V _{DS} = 15 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	580	—		
Output Capacitance		C _{oss}	—	430	—	pF	
Reverse Transfer Capacitance		C _{rss}	—	250	—		
SWITCHING CHARACTERISTICS	-	•					
Turn–On Delay Time		^t d(on)	—	16	_		
Rise Time	$(V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1.6 \text{ A})$	tr	—	73	_	ne	
Turn-Off Delay Time	$R_{GS} = 25 \text{ ohms}$	^t d(off)	—	77	—	115	
Fall Time		t _f	—	107	—		
Total Gate Charge	$(V_{DS} = 16 V, I_{D} = 1.6 A)$	Qg	—	20	—		
Gate-Source Charge	$V_{GS} = 5 Vdc)$	Qgs	—	1.7	—	nC	
Gate-Drain Charge	See Figures 15 and 16	Q _{gd}	—	6	—		
SOURCE DRAIN DIODE CHARACTERISTICS ⁽¹⁾							
Forward On–Voltage	$I_{S} = 1.6 \text{ A}, V_{GS} = 0$	V _{SD}	—	0.9	—	Vdc	
Forward Turn-On Time	$I_{S} = 1.6 \text{ A}, V_{GS} = 0,$	ton	Lii	mited by stra	ay inductan	се	
Reverse Recovery Time	$V_{R} = 16 V$	t _{rr}	_	55	_	ns	

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%

MMFT2N02EL



Figure 1. On Region Characteristics



Figure 3. Transfer Characteristics



Figure 5. On–Resistance versus Gate–to–Source Voltage



Figure 2. Gate–Threshold Voltage Variation With Temperature



Figure 4. On–Resistance versus Drain Current



Temperature

MMFT2N02EL

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on an ambient temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various ambient temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, BV_{DSS} . The switching SOA is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.



Figure 7. Maximum Rated Forward Biased Safe Operating Area



Figure 8. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 10 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of IFM and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 9 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% rated BV_{DSS} to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVDS/dt in excess of 10 V/ns was attained with dl_S/dt of 400 A/ μ s.

MMFT2N02EL







Figure 10. Commutating Safe Operating Area (CSOA)











Figure 12. Unclamped Inductive Switching Test Circuit



Figure 14. Capacitance Variation With Voltage



Figure 15. Gate Charge versus Gate-To-Source Voltage



 v_{in} = 15 $v_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%.

Figure 16. Gate Charge Test Circuit

Medium Power Field Effect Transistor

P–Channel Enhancement Mode Silicon Gate TMOS E–FET[™] SOT–223 for Surface Mount

This advanced E–FET is a TMOS medium power MOSFET designed to withstand high energy in the avalanche and commutation modes. This new energy efficient device also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. The device is housed in the SOT–223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low R_{DS(on)} 0.3 Ω max
- The SOT–223 Package can be Soldered Using Wave or Reflow. The Formed Leads Absorb Thermal Stress During Soldering, Eliminating the Possibility of Damage to the Die
- Available in 12 mm Tape and Reel Use MMFT2955ET1 to order the 7 inch/1000 unit reel. Use MMFT2955ET3 to order the 13 inch/4000 unit reel.

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DS}	60	Vde
Gate-to-Source Voltage Continuous	VGS	±15	vuc
Drain Current — Continuous — Pulsed	I _D I _{DM}	1.2 4.8	Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD(1)	0.8 6.4	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 V, V _{GS} = 10 V, Peak I _L = 1.2 A, L = 0.2 mH, R _G = 25Ω)	E _{AS}	108	mJ

DEVICE MARKING

2955

THERMAL CHARACTERISTICS

Thermal Resistance — Junction-to-Ambient (surface mounted)	R _{θJA}	156	°C/W
Maximum Temperature for Soldering Purposes,	ΤL	260	°C
Time in Solder Bath		10	Sec

(1) Power rating when mounted on FR-4 glass epoxy printed circuit board using recommended footprint.

Preferred devices are Motorola recommended choices for future use and best overall value.





MMFT2955E

Motorola Preferred Device

TMOS MEDIUM POWER FET

1.2 AMP

60 VOLTS

RDS(on) = 0.3 OHM

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

Charac	teristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltage,	$(V_{GS} = 0, I_D = 250 \ \mu A)$	V(BR)DSS	60	—	-	Vdc
Zero Gate Voltage Drain Current, (V_{DS} = 60 V, V_{GS} = 0)		IDSS	—	—	10	μAdc
Gate-Body Leakage Current, (V _{GS} =	15 V, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS		•	•		•	•
Gate Threshold Voltage, ($V_{DS} = V_{GS}$, I _D = 1 mA)	VGS(th)	2	—	4.5	Vdc
Static Drain-to-Source On-Resistance	ce, (V _{GS} = 10 V, I _D = 0.6 A)	R _{DS(on)}	—	—	0.3	Ohms
Drain-to-Source On-Voltage, (VGS =	= 10 V, I _D = 1.2 A)	VDS(on)	—	—	0.48	Vdc
Forward Transconductance, (V_{DS} = 15 V, I_D = 0.6 A)		9FS	—	7.5	_	mhos
DYNAMIC CHARACTERISTICS		-				
Input Capacitance	$(V_{DS} = 20 V, V_{GS} = 0,$	C _{iss}	—	460	-	
Output Capacitance		C _{oss}	—	210	—	pF
Reverse Transfer Capacitance	f = 1 MHz)	C _{rss}	—	84	-	1
SWITCHING CHARACTERISTICS		•	•			
Turn–On Delay Time		^t d(on)	—	18	-	
Rise Time	$(V_{DD} = 25 \text{ V}, \text{ I}_{D} = 1.6 \text{ A})$	tr	—	29	-	
Turn–Off Delay Time	$R_{GS} = 25 \text{ ohms}$	^t d(off)	—	44	-	115
Fall Time		t _f	—	32	—	
Total Gate Charge	(Vps = 48 V lp = 1 2 A	Qg	—	18	—	
Gate-Source Charge	$V_{GS} = 10 \text{ Vdc}$	Qgs	—	2.8	-	nC
Gate-Drain Charge	See Figures 15 and 16	Q _{gd}	—	7.5	_	1
SOURCE DRAIN DIODE CHARACTER	RISTICS ⁽¹⁾	•	•		•	•
Forward On–Voltage	I _S = 1.2 A, V _{GS} = 0	V _{SD}	_	1	-	Vdc
Forward Turn-On Time	$I_{S} = 1.2 \text{ A}, V_{GS} = 0,$	ton	Lii	mited by str	ay inductan	се
Reverse Recovery Time	$V_{R} = 30 V$	t _{rr}	_	90	-	ns

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%
MMFT2955E



Figure 1. On Region Characteristics



Figure 3. Transfer Characteristics



Figure 5. On–Resistance versus Gate–to–Source Voltage



Figure 2. Gate–Threshold Voltage Variation With Temperature



Figure 4. On–Resistance versus Drain Current



Figure 6. On–Resistance versus Junction Temperature

MMFT2955E

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a ambient temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various ambient temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.



Figure 7. Maximum Rated Forward Biased Safe Operating Area



Figure 8. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 10 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of IFM and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 9 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dIs/dt is specified with a maximum value. Higher values of dIs/dt require an appropriate derating of IFM, peak VDs or both. Ultimately dIs/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

V_{DS(pk)} is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% rated BV_{DSS} to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/µs.











Figure 12. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Safe Operating Area Test Circuit







Figure 14. Capacitance Variation with Voltage



Figure 15. Gate Charge versus Gate-To-Source Voltage



Product Preview **TMOS V**[™] **SOT-223 for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Available in 12 mm Tape & Reel Use MMFT3055VT1 to order the 7 inch/1000 unit reel Use MMFT3055VT3 to order the 13 inch/4000 unit reel

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage – Continuous – Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current – Continuous – Continuous @ 100°C – Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	1.7 1.4 6.0	Adc Apk
Total PD @ $T_A = 25^{\circ}C$ mounted on 1" sq. Drain pad on FR–4 bd material Total PD @ $T_A = 25^{\circ}C$ mounted on 0.70" sq. Drain pad on FR–4 bd material Total PD @ $T_A = 25^{\circ}C$ mounted on min. Drain pad on FR–4 bd material Derate above 25°C	PD	2.0 1.7 0.9 6.3	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 3.4 Apk, L = 10 mH, R _G = 25 Ω)	EAS	58	mJ
Thermal Resistance – Junction to Ambient on 1" sq. Drain pad on FR–4 bd material – Junction to Ambient on 0.70" sq. Drain pad on FR–4 bd material – Junction to Ambient on min. Drain pad on FR–4 bd material	R _θ ja R _θ ja R _θ ja	70 88 159	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

E-FET and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.



GC



MMFT3055V

TMOS POWER FET

1.7 AMPERES

60 VOLTS

RDS(on) = 0.130 OHM

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1	I	1	
Drain-to-Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				_	-	-
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu \text{Adc})$ Threshold Temperature Coefficient (Negative)		V _{GS(th)}	2.0	2.8 5.6	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 0.85 Adc)	R _{DS(on)}	—	0.115	0.13	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 1.7 Adc) (V _{GS} = 10 Vdc, I _D = 0.85 Adc, T _J = 150°C)		VDS(on)			0.27 0.25	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 1.7 Adc)	9FS	1.0	2.7	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	360	500	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	110	150	
Transfer Capacitance		C _{rss}	—	25	50	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	8.0	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 1.7 \text{ Adc},$	tr	—	9.0	20	
Turn–Off Delay Time	$(V_{DD} = 30 \text{ Vdc}, \text{ I}_D = 1.7 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}, \\ \text{R}_G = 9.1 \Omega)$	^t d(off)	—	32	60	
Fall Time		t _f	—	18	40	
Gate Charge		QT	—	13	20	nC
	(V _{DS} = 48 Vdc, I _D = 1.7 Adc,	Q ₁	—	2.0	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	5.0	—	
		Q ₃	—	4.0	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		0.85 0.7	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	40	—	ns
	(I _S = 1.7 Adc, V _{GS} = 0 Vdc,	ta	—	34	-	1
	dlg/dt = 100 A/µs)	t _b	—	6.0	-	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	0.089	-	μC
INTERNAL PACKAGE INDUCTANO	E					·
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Product Preview **TMOS V**[™] **SOT-223 for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Available in 12 mm Tape & Reel Use MMFT3055VLT1 to order the 7 inch/1000 unit reel Use MMFT3055VLT3 to order the 13 inch/4000 unit reel

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage – Continuous – Non-repetitive ($t_p \le 10 \text{ ms}$)	V _{GS} V _{GSM}	± 15 ± 20	Vdc Vpk
Drain Current – Continuous – Continuous @ 100°C – Single Pulse (t _p ≤ 10 μs)	ID ID IDM	1.5 1.2 5.0	Adc Apk
Total PD @ $T_A = 25^{\circ}C$ mounted on 1" sq. Drain pad on FR–4 bd material Total PD @ $T_A = 25^{\circ}C$ mounted on 0.70" sq. Drain pad on FR–4 bd material Total PD @ $T_A = 25^{\circ}C$ mounted on min. Drain pad on FR–4 bd material Derate above 25°C	PD	2.0 1.7 0.9 6.3	Watts mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 3.0 Apk, L = 10 mH, R _G = 25 Ω)	EAS	45	mJ
Thermal Resistance – Junction to Ambient on 1" sq. Drain pad on FR–4 bd material – Junction to Ambient on 0.70" sq. Drain pad on FR–4 bd material – Junction to Ambient on min. Drain pad on FR–4 bd material	R _θ ja R _θ ja R _θ ja	70 88 159	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

E-FET and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.



GC



MMFT3055VL

TMOS POWER FET

1.5 AMPERES

60 VOLTS

 $R_{DS(on)} = 0.140 \text{ OHM}$

CASE 318E-04, Style 3 TO-261AA

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)					-	-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)		V _{GS(th)}	1.0 —	1.5 3.7	2.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 5.0 Vdc, I_D = 0.75 Adc)	R _{DS(on)}	_	0.125	0.14	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS}=5.0 \ Vdc, \ I_D=1.5 \ Adc) \\ (V_{GS}=5.0 \ Vdc, \ I_D=0.75 \ Adc, \ T_{CS}=0.0 \ Vdc, \ I_{CS}=0.0 \ Vdc, \ V_{CS}=0.0 \ Vdc, \ Vdc, \ V_{CS}=0.0 \ Vdc, \$	Drain-to-Source On-Voltage (V _{GS} = 5.0 Vdc, I _D = 1.5 Adc) (V _{GS} = 5.0 Vdc, I _D = 0.75 Adc, T _J = 150°C)		_		0.25 0.24	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 1.5 Adc)	9FS	1.0	3.5	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	350	490	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	110	150	1
Transfer Capacitance		C _{rss}		29	60	1
SWITCHING CHARACTERISTICS (2)	•				•
Turn-On Delay Time		^t d(on)	—	9.5	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 1.5 \text{ Adc},$	tr	—	18	40	
Turn–Off Delay Time		^t d(off)	—	35	70]
Fall Time		t _f	—	22	40	
Gate Charge		QT	—	9.0	10	nC
	(V _{DS} = 48 Vdc, I _D = 1.5 Adc,	Q ₁	—	1.0	—]
	$V_{GS} = 5.0 \text{ Vdc}$)	Q ₂	—	4.0	—	
		Q ₃	—	4.0	—]
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 1.5 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		0.82 0.68	1.2 —	Vdc
Reverse Recovery Time		t _{rr}	—	41	—	ns
	(I _S = 1.5 Adc, V _{GS} = 0 Vdc,	ta	_	29	—]
	dl _S /dt = 100 Å/µs)	tb	_	12	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.066	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Single P-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's TMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS(on)} and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- · Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided
- I_{DSS} Specified at Elevated Temperature

MAXIMUM RATINGS $(T_J = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous @ T _A = 25°C ⁽²⁾ — Continuous @ T _A = 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	2.5 1.7 13	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C^{(2)}$	PD	2.5	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, I _L = 6.0 Apk, L = 12 mH, R _G = 25 Ω)	EAS	216	mJ
Thermal Resistance — Junction to Ambient ⁽²⁾	R _{0JA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

DEVICE MARKING

S2P02

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMSF2P02ER2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.







CASE 751-05, Style 13

SO-8

MMSF2P02E

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

2.5 AMPERES

20 VOLTS

R_{DS(on)} = 0.250 OHM



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Characteristic Symbol Min Typ Max					Max	Unit
		Cynibol		46.1	max	
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V _(BR) DSS	20	 24.7		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J =$	125°C)	IDSS			1.0 10	μAdc
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient	(Negative)	VGS(th)	1.0	2.0 4.7	3.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistant (V_{GS} = 10 Vdc, I_D = 2.0 Adc) (V_{GS} = 4.5 Vdc, I_D = 1.0 Adc)	ce	R _{DS(on)}		0.19 0.3	0.25 0.4	Ohm
Forward Transconductance ($V_{DS} = 3$.0 Vdc, I _D = 1.0 Adc)	9FS	1.0	2.8	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	340	475	pF
Output Capacitance	(V _{DS} = 16 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	220	300	1
Transfer Capacitance		C _{rss}	—	75	150	1
SWITCHING CHARACTERISTICS ⁽³⁾				•		
Turn–On Delay Time		^t d(on)		20	40	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	_	40	80	1
Turn-Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	53	106]
Fall Time		t _f	_	41	82	1
Turn–On Delay Time		^t d(on)	—	13	26	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	29	58	1
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	_	30	60	1
Fall Time		tf	_	28	56	1
Gate Charge		QT	_	10	15	nC
	(VDS = 16 Vdc, ID = 2.0 Adc,	Q ₁		1.1	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q2		3.3	_	1
		Q3		2.5	_	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS			1		
Forward On–Voltage(2)	$(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		1.5	2.0	Vdc
Reverse Recovery Time		t _{rr}		34	64	ns
	(Is = 2.0 Adc, Vos = 0 Vdc,	ta		18	—	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$)	tb	_	16	—	1

 Q_{RR}

0.035

Reverse Recovery Stored Charge

Negative sign for P–Channel device omitted for clarity.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

μC

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 5. On–Resistance Variation with Temperature

versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.



During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.



MMSF2P02E



Figure 11. Reverse Recovery Time (trr)







Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Single P-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS $(T_J = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
Drain Current — Continuous @ T _A = 25°C — Continuous @ T _A = 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	5.6 3.6 30	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (2)	PD	2.5	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 9.0 Apk, L = 14 mH, R _G = 25Ω)	EAS	567	mJ
Thermal Resistance — Junction to Ambient (2)	R _{0JA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C
		•	•

DEVICE MARKING

S3P02

(1) Negative sign for P–Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING	INFORMATION
----------	-------------

Device	Reel Size	Tape Width	Quantity
MMSF3P02HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value REV 4



Top View

MMSF3P02HD

Motorola Preferred Device

SINGLE TMOS



D

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)⁽¹⁾

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc)	•	V _(BR) DSS	20	_	_	Vdc
Temperature Coefficient (Positive)				24	—	mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J =$	= 125°C)	IDSS	_		1.0 10	μAdc
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0)	IGSS		_	100	nAdc
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)		VGS(th)	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 3.0 Adc) (V _{GS} = 4.5 Vdc, I _D = 1.5 Adc)		R _{DS(on)}		0.06 0.08	0.075 0.095	Ohm
Forward Transconductance ($V_{DS} = 3$	3.0 Vdc, I _D = 1.5 Adc)	9FS	3.0	7.2	—	mhos
DYNAMIC CHARACTERISTICS				-		
Input Capacitance		C _{iss}	—	1010	1400	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	740	920	
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}		260	490	
SWITCHING CHARACTERISTICS(3)						
Turn–On Delay Time		^t d(on)	_	25	50	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	_	135	270	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	_	54	108	
Fall Time		t _f		84	168	
Turn–On Delay Time		^t d(on)	—	16	32	
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	—	40	80	
Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	110	220	
Fall Time		tf	—	97	194	
Gate Charge		QT	—	33	46	nC
See Figure 8	(V _{DS} = 16 Vdc, I _D = 3.0 Adc,	Q ₁	_	3.0	—	
	V _{GS} = 10 Vdc)	Q ₂	—	11	—	
		Q ₃	_	10	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage(2)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.35 0.96	1.75	Vdc
Reverse Recovery Time		t _{rr}		76		ns
See Figure 15	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	32	—	
	$dI_{S}/dt = 100 \text{ Å}/\mu s)$	tb	—	44	—	
Reverse Recovery Stored Charge	1	Q _{RR}	_	0.133	_	μC
(1) Negative sign for P–Channel device	e omitted for clarity.					

(1) Regardo sign of 1° of anne device of interview of a starty.
(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.

MMSF3P02HD

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MMSF3P02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

100

10

1

0.1

0.01

0.1

ID, DRAIN CURRENT (AMPS)

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

Advance Information **Medium Power Surface Mount Products TMOS Single P-Channel with** Monolithic Zener ESD **Protected Gate**

EZFETs™ are an advanced series of power MOSFETs which utilize Motorola's High Cell Density TMOS process and contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Zener Protected Gates Provide Electrostatic Discharge Protection •
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life •
- Designed to withstand 200V Machine Model and 2000V Human Body Model •
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T $_{1}$ = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 15	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (1) — Continuous @ $T_A = 70^{\circ}C$ (1) — Pulsed Drain Current (3)	I _D ID IDM	6.5 3.0 52	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	2.5 20	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	1.6 12	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 20$ Vdc, $V_{GS} = 5.0$ Vdc, Peak $I_L = 9$ Apk, L = 14 mH, $R_G = 25 \Omega$)	EAS	567	mJ
Thermal Resistance — Junction to Ambient (1) — Junction to Ambient (2)	R _{θJA}	50 80	°C/W

* Negative sign for P-Channel omitted for clarity.

(1) When mounted on 1 inch square FR-4 or G-10 board ($V_{GS} = 10 V$, @ 10 Seconds) (2) When mounted on minimum recommended FR-4 or G-10 board ($V_{GS} = 10 V$, @ Steady State) (3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING

DEVICE MARKING	ORDERING INFORMATION				
S2D027	Device	Reel Size	Tape Width	Quantity	
53P02Z	MMSF3P02ZR2	13″	12 mm embossed tape	2500 units	
This document contains information on a new product. Specifications and information are subject to change without notice					

contains information on a new product. Specifications and information are subject to change without notice Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1







Top View

MMSF3P02Z

Motorola Preferred Device

SINGLE TMOS **POWER MOSFET**

3.0 AMPERES

20 VOLTS

RDS(on) = 0.060 OHM

MMSF3P02Z

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Ch	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Cpk \ge 2.0) (1) (3)		V _(BR) DSS	20			Vdc
Temperature Coefficient (Positiv	vac, ι <u>D</u> = 250 μAac) ire Coefficient (Positive)			23	_	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, 7$	J = 125°C)		_	0.05	2.0 10	
Gate–Body Leakage Current (VG	$S = \pm 15 \text{ Vdc}, \text{ V}_{DS} = 0)$	IGSS	_	0.85	5.0	μAdc
ON CHARACTERISTICS ⁽¹⁾			-	-	-	-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coeffici	$(Cpk \geq 2.0) \qquad (1) \ (3) \label{eq:cpk}$ ent (Negative)	VGS(th)	1.0	1.8 3.7	3.0 —	Vdc mV/°C
Static Drain-to-Source On-Resis (V _{GS} = 10 Vdc, I_D = 3.0 Adc) (V _{GS} = 4.5 Vdc, I_D = 1.5 Adc)	R _{DS(on)}	_	45 65	60 80	mΩ	
Forward Transconductance (VDS	= 3.0 Vdc, I _D = 1.5 Adc) (1)	9FS	4.0	5.6	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	1100	2200	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	720	1440	1
Transfer Capacitance		C _{rss}	—	320	640	1
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time		^t d(on)	—	90	180	ns
Rise Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	t _r	—	350	700	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_G = 6.0 \Omega$ (1)	^t d(off)	—	810	1620	
Fall Time		t _f	—	1030	2060]
Turn–On Delay Time		^t d(on)	—	230	460	ns
Rise Time	(V _{DD} = 10 Vdc, I _D = 3.0 Adc,	t _r	—	1300	2600]
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)	—	510	1020]
Fall Time		tf	—	1040	2080	
Gate Charge		QT	—	39	55	nC
	(V _{DS} = 16 Vdc, I _D = 3.0 Adc,	Q ₁	—	2.7	—	
	$V_{GS} = 10 \text{ Vdc}$ (1)	Q ₂	—	14.3	—	
		Q3	—	10.2	—	
SOURCE-DRAIN DIODE CHARAG	TERISTICS					
Forward On–Voltage(1)	$ (I_S = 3.0 \; \text{Adc}, \; \text{V}_{GS} = 0 \; \text{Vdc}) (1) \\ (I_S = 3.0 \; \text{Adc}, \; \text{V}_{GS} = 0 \; \text{Vdc}, \; T_J = 125^\circ\text{C}) $	V _{SD}		1.2 0.76	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	_	677	—	ns
	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	256	—	1
		tb	_	420	—	1
Reverse Recovery Storage Charge		0.5.5		5.0		

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max limit - Typ}{a - 210000} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$

TYPICAL ELECTRICAL CHARACTERISTICS





I_D = 1.5 A T_J = 25°C

8

10

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.4

0.3

0.2

0.1

0

0

2



Figure 2. Transfer Characteristics





VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)

6

4



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMSF3P02Z



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS P-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)⁽¹⁾

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	30	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
$ \begin{array}{l} \text{Drain Current} \longrightarrow \text{Continuous} @ T_A = 25^\circ\text{C} \\\text{Continuous} @ T_A = 100^\circ\text{C} \\\text{Single Pulse} (t_p \leq 10 \ \mu\text{s}) \end{array} $	ID ID IDM	4.6 3.0 50	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (2)	PD	2.5	Watts
Operating and Storage Temperature Range	- 55	to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, I _L = 9.0 Apk, L = 14 mH, R _G = 25Ω)	EAS	567	mJ
Thermal Resistance — Junction to Ambient (2)	R _{θJA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds		260	°C

DEVICE MARKING

S3P03

(1) Negative signs for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

Device	Reel Size	Tape Width	Quantity	
MMSF3P03HDR2	13″	12 mm embossed tape	2500 units	
Designer's Data for "Warst Case" Conditions The Designer's Data Sheet permits the design of				

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value. REV 4









MMSF3P03HD

Motorola Preferred Device



MMSF3P03HD

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)⁽¹⁾

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage			00			Vdc
(VGS = 0 Vdc, ID = 250 μAdc) Temperature Coefficient (Positive)			30	30		mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	40590)		—	-	1.0	
$(v_{DS} = 30 \text{ vdc}, v_{GS} = 0 \text{ vdc}, 1_{J} =$	= 125°C)			_	10	
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0)	IGSS		5.0	100	nAdc
ON CHARACTERISTICS(2)						
Gate Threshold Voltage ($V_{DS} = V_{CS}$, $I_D = 250 \mu Adc$)		VGS(th)	1.0	1.5	2.0	Vdc
Temperature Coefficient (Negative))		_	3.9	_	mV/°C
Static Drain-to-Source On-Resistan	ce	R _{DS(on)}				Ohm
$(V_{GS} = 10 \text{ Vdc}, I_{D} = 3.0 \text{ Adc})$ $(V_{CS} = 4.5 \text{ Vdc}, I_{D} = 1.5 \text{ Adc})$			— 0 — 0	0.80	0.100	
Forward Transconductance (Vps = 3	3.0 Vdc. In = 1.5 Adc	OES	3.0	5.0	_	mhos
		310				
Input Capacitance		Ciss	_	1015	1420	pF
Output Capacitance	$(V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Coss		470	660	1
Transfer Capacitance	f = 1.0 MHZ)	Cree		135	190	1
SWITCHING CHARACTERISTICS(3)		- 135				
Turn–On Delay Time		t _{d(on)}	_	26	52	ns
Rise Time	(V _{DS} = 15 Vdc, I _D = 3.0 Adc,	t _r	_	102	204	1
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc},$	td(off)	_	67	134	1
Fall Time		t _f	_	69	138	1
Turn–On Delay Time		td(on)	_	14	28	1
Rise Time	(V _{DS} = 15 Vdc, I _D = 3.0 Adc,	tr		32	64	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$	td(off)		104	208	-
Fall Time	RG = 0.0 22	tr		66	132	
Gate Charge		Ч От		32.4	45	nC
		Q1		2.7	_	-
	$V_{GS} = 24 \text{ Vdc}, \text{ ID} = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q2	_	9.0		
		02	_	6.9		-
SOURCE-DRAIN DIODE CHARACTE		-0				
Forward On–Voltage(1)		Vsp				Vdc
	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{L} = 125^{\circ}\text{C})$. 30	—	1.3	2.0	
			_	0.85		
Reverse Recovery Time		t _{rr}		31	—	ns
	$(I_{S} = 3.0 \text{ Adc},$	^t a	_	22	—	
	$dI_{S}/dt = 100 \text{ A}/\mu\text{s})$			9.0	—	
Reverse Recovery Stored Charge		Q _{RR}	_	0.034	—	μC
(1) Negative sign for P-Channel device	e omitted for clarity.					

(1) Negative sign for 1 or annull device of initial of ordiny.
(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.

MMSF3P03HD

TYPICAL ELECTRICAL CHARACTERISTICS















Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Gate–To–Source Voltage



Figure 5. On–Resistance Variation with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMSF3P03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS P-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- I_{DSS} Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS $(T_J = 25^{\circ}C \text{ unless otherwise noted})^{(1)}$

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	12	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	12	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ — Continuous @ $T_A = 100^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D I _{DM}	5.1 3.3 26	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C^{(2)}$	PD	2.5	Watts
Operating and Storage Temperature Range		– 55 to 150	
Thermal Resistance — Junction to Ambient ⁽²⁾	R _{θJA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds		260	°C
Maximum Leau remperature for Soldening Purposes, 1/8 from case for 10 seconds		200	

DEVICE MARKING

S4P01

(1) Negative sign for P-Channel device omitted for clarity.

(2) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMSF4P01HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value REV 4





GC



CASE 751-05, Style 13

SO-8



MMSF4P01HD

Motorola Preferred Device

SINGLE TMOS POWER FET
MMSF4P01HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)⁽¹⁾

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Char	acteristic	Symbol	Min	Тур	Max	Unit
$ \begin{array}{ c c c c c c } \hline Drain-DSurce Breakdown Voltage (VGs - 1046), 1p = 250 \mu Adc) Temperature Coefficient (Positive) \\ \hline Temperature Coefficient (Positive) \\ \hline Zero Gate Voltage Drain Current (VDS = 12 Vdc, VDS = 0 Vdc, TJ = 125°C) \\ (VDS = 12 Vdc, VDS = 0 Vdc, TJ = 125°C) \\ \hline Gate-Body Leakage Current (VDS = ± 8.0 Vdc, VDS = 0) \\ \hline Gate-Body Leakage Current (VDS = ± 8.0 Vdc, VDS = 0) \\ \hline Gate-Body Leakage Current (VDS = ± 8.0 Vdc, VDS = 0) \\ \hline Gate-Body Leakage Current (VDS = ± 8.0 Vdc, VDS = 0) \\ \hline Correst Coefficient (Negative) \\ \hline Coefficient Coefficient (Negative) \\ \hline Control Coefficient (Negative) \\ \hline Control Coefficient (Negative) \\ \hline Coefficient Coefficient (Negat$	OFF CHARACTERISTICS					1	1
	Drain-Source Breakdown Voltage		V _(BR) DSS				Vdc
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$(V_{GS} = 0 Vdc, I_D = 250 \mu Adc)$. ,	12	 22		m\//°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Zoro Gato Voltago Drain Current						uAde
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		_	_	1.0	μΑάς
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}_{J} =$	= 125°C)		—	—	10	
$ \begin{array}{ c c c c c c } \hline \text{ON CHARACTERISTICS}^{(2)} \\ \hline \text{Gate Threshold Voltage} & VGS(th) & 0.7 & 0.95 & 1.1 & Vdc \\ \hline VGS = (3,5), b = 250 \muAcc) & - & 0.073 & 0.08 & 0.09 & - & 0.073 & 0.08 & 0.09 & - & 0.073 & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & 0.08 & 0.09 & - & & & 0.08 & 0.09 & - & & & 0.08 & 0.09 & - & & & & 0.08 & 0.09 & - & & & & & 0.08 & 0.09 & - & & & & & & & & & & & & & & & & & $	Gate-Body Leakage Current (VGS =	= ± 8.0 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
	ON CHARACTERISTICS ⁽²⁾						-
	Gate Threshold Voltage		VGS(th)	0.7	0.05		Vdc
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	(VDS = VGS, ID = 250 µAdc) Temperature Coefficient (Negative)		0.7	0.95 2.7	1.1	mV/°C
$ \begin{vmatrix} C(SS = 4.5 \ Vdc, \ p = 4.0 \ Adc) & - & 0.073 & 0.08 \\ C(SS = 2.7 \ Vdc, \ p = 2.0 \ Adc) & gFS & 3.0 & 7.0 & - & mhos \\ \hline DYNAMIC CHARACTERISTICS & & & & & & & & & & & & & & & & & & &$	Static Drain-to-Source On-Resistar) ICE	RDS(on)				Ohm
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(VGS = 4.5 Vdc, I_D = 4.0 Adc)$		DO(011)	—	0.073	0.08	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{GS} = 2.7 \text{ Vdc}, I_D = 2.0 \text{ Adc})$			_	0.08	0.09	
$\begin{array}{ l l l l l l l l l l l l l l l l l l $	Forward Transconductance (V _{DS} = 2	2.5 Vdc, I _D = 2.0 Adc)	9FS	3.0	7.0	—	mhos
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	DYNAMIC CHARACTERISTICS	1					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input Capacitance		C _{iss}	—	1270	1700	pF
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Output Capacitance	f = 1.0 MHz	C _{OSS}	_	935	1300	
SWITCHING CHARACTERISTICS(3) Turm-On Delay Time $(V_{DS} = 6.0 Vdc, _D = 4.0 Adc, V_{GS} = 2.7 Vdc, R_G = 6.0 \Omega)$ t_r - 25 35 ns Rise Time $V_{GS} = 2.7 Vdc, R_G = 6.0 \Omega)$ t_r - 250 350 1 Turm-Off Delay Time $V_{GS} = 2.7 Vdc, R_G = 6.0 \Omega)$ t_f - 106 150 Turm-On Delay Time $V_{GS} = 4.5 Vdc, R_G = 6.0 \Omega)$ $t_d(on)$ - 17 25 Rise Time $(V_{DD} = 6.0 Vdc, I_D = 4.0 Adc, V_{GS} = 4.5 Vdc, R_G = 6.0 \Omega)$ t_f - 100 Turm-Off Delay Time $(V_{DS} = 10 Vdc, I_D = 4.0 Adc, V_{GS} = 6.0 \Omega)$ t_f - 140 Fall Time $(V_{DS} = 10 Vdc, I_D = 4.0 Adc, V_{GS} = 0 Vdc)$ t_f - 106 150 Gate Charge $(V_{DS} = 10 Vdc, I_D = 4.0 Adc, V_{GS} = 0 Vdc)$ t_f - 11.4 - Q_2 - 11.4 - - 02 - 11.4 - Q_2 - 11.4 - - 03 - 1.5 </td <td>Reverse Transfer Capacitance</td> <td></td> <td>C_{rss}</td> <td>—</td> <td>420</td> <td>600</td> <td></td>	Reverse Transfer Capacitance		C _{rss}	—	420	600	
$ \begin{array}{ c c c c c c c c c } \hline Turm-On Delay Time & (V_{DS} = 6.0 Vdc, I_{D} = 4.0 Adc, V_{GS} = 2.7 Vdc, R_{G} = 6.0 \Omega) & \hline t_{f} & - & 25 & 35 & \\ \hline t_{d}(off) & - & 58 & 80 & \\ \hline t_{d}(off) & - & 58 & 80 & \\ \hline t_{d}(off) & - & 58 & 80 & \\ \hline t_{d}(off) & - & 58 & 80 & \\ \hline t_{d}(off) & - & 106 & 150 & \\ \hline t_{d}(off) & - & 17 & 25 & \\ \hline t_{d}(off) & - & 17 & 25 & \\ \hline t_{d}(off) & - & 17 & 25 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 95 & 140 & \\ \hline t_{d}(off) & - & 02 & 11.4 & - & \\ \hline 02 & - & 11.4 & - &$	SWITCHING CHARACTERISTICS(3)						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–On Delay Time		^t d(on)	_	25	35	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Rise Time	$(V_{DS} = 6.0 \text{ Vdc}, I_{D} = 4.0 \text{ Adc},$	t _r	—	250	350	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	58	80	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Fall Time		t _f	—	106	150	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn-On Delay Time		^t d(on)	—	17	25	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Rise Time	$(V_{DD} = 6.0 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	t _r	—	71	100]
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Turn–Off Delay Time	$R_{G} = 6.0 \Omega$	^t d(off)	—	95	140	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Fall Time	1	tf	—	106	150	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Gate Charge		Q _T	_	24	34	nC
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		(V _{DS} = 10 Vdc, I _D = 4.0 Adc,	Q ₁	_	2.4	-	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		$V_{GS} = 4.5 \text{ Vdc}$	Q2	_	11.4	—	1
SOURCE-DRAIN DIODE CHARACTERISTICSForward On-Voltage ⁽²⁾ $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ VSD $ 1.3$ 1.1 1.8 $ Vdc$ Reverse Recovery Time $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ I_Trr $ 1.3$ 1.1 1.8 $ Vdc$ Reverse Recovery Stored Charge $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ I_Trr $ I_{34}$ $ I_{50}$ Reverse Recovery Stored Charge $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ I_Trr $ 666$ $ I_Trrr$ Reverse Recovery Stored Charge $I_{10} \text{ A/}\mu\text{s}$			Q ₃	_	8.4	—	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	SOURCE-DRAIN DIODE CHARACTE	ERISTICS	1		1	1	1
$ \begin{array}{ c c c c c } \hline (1S = 4.0 \text{ Adc}, \text{ V}_{\text{GS}} = 0 \text{ Vdc}, \text{T}_{\text{J}} = 125^{\circ}\text{C}) \\ \hline (1S = 4.0 \text{ Adc}, \text{ V}_{\text{GS}} = 0 \text{ Vdc}, \text{T}_{\text{J}} = 125^{\circ}\text{C}) \\ \hline (1S = 4.0 \text{ Adc}, \text{ V}_{\text{GS}} = 0 \text{ Vdc}, \text{d}_{\text{J}} \text{d}_{\text{J}} = 125^{\circ}\text{C}) \\ \hline (1S = 4.0 \text{ Adc}, \text{ V}_{\text{GS}} = 0 \text{ Vdc}, \text{d}_{\text{J}} \text{d}_{\text{J}} = 100 \text{ A}/\mu\text{s}) \\ \hline \begin{array}{c} t_{\text{Reverse Recovery Stored Charge} \end{array} & \begin{array}{c} - & 1.3 & 1.8 \\ - & 1.1 & - & 1.3 & - & 1.3 \\ \hline t_{\text{I}} & - & 1.3 & - & 1.3 & - & 1.3 \\ \hline t_{\text{I}} & - & 1.3 & - & 1.3 & - & 1.3 \\ \hline t_{\text{I}} & - & 1.3 & - & 1.3 & - & 1.3 & - & 1.3 \\ \hline t_{\text{I}} & - & 1.3 & - & 1.3 & - & 1.3 & - & 1.3 \\ \hline t_{\text{I}} & - & 1.3 $	Forward On–Voltage(2)	$(l_{0} = 4.0 \text{ Adc} \text{ Voc} = 0 \text{ Vdc})$	V _{SD}				Vdc
Reverse Recovery Time $t_{S} = 4.0 \text{ Adc}, \forall_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{rr} $ 134$ $-$ ns Reverse Recovery Stored Charge $(I_S = 4.0 \text{ Adc}, \forall_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_a $ 66$ $ t_b$ $ 668$ $ -$ Reverse Recovery Stored Charge Q_{RR} $ 0.33$ $ \mu$ C		$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		—	1.3	1.8	
Reverse Recovery Time $(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{rr} $ 134$ $ ns$ t_b $ 66$ $ t_b$ $ 68$ $ Q_{RR}$ $ 0.33$ $ \mu\text{C}$					1.1		
	Reverse Recovery Time		^t rr		134		- IIS
Reverse Recovery Stored Charge t_{b} -68-Q _{RR} -0.33- μ C		$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a		66		4
Reverse Recovery Stored Charge μC			t _b	_	68		
	Reverse Recovery Stored Charge		Q _{RR}		0.33	_	μC

(1) Negative sign for 1 or annull device of initial of ordiny.
(2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(3) Switching characteristics are independent of operating junction temperature.



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MMSF4P01HD



Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power

averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 12. Maximum Rated Forward Biased Safe Operating Area



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Advance Information Medium Power Surface Mount Products TMOS Single P-Channel with Monolithic Zener ESD Protected Gate

EZFETs[™] are an advanced series of power MOSFETs which utilize Motorola's High Cell Density TMOS process and contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) amd true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Designed to withstand 200V Machine Model and 2000V Human Body Model
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted) *

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
Drain Current — Continuous @ T _A = 25°C (1) — Continuous @ T _A = 70°C (1) — Pulsed Drain Current (3)	I _D I _D IDM	5.7 4.0 46	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	2.5 20	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	1.6 12	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Thermal Resistance — Junction to Ambient (1) — Junction to Ambient (2)	R _{θJA}	50 80	°C/W

* Negative sign for P–Channel omitted for clarity.

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 4.5 V, @ 10 Seconds)

(2) When mounted on minimum recommended FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE WARKING	ORDERING INFORMATION				
\$40017	Device	Reel Size	Tape Width	Quantity	
54P01Z	MMSF4P01ZR2	13″	12 mm embossed tape	2500 units	

This document contains information on a new product. Specifications and information are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.







CASE 751-05, Style 12

SO-8

MMSF4P01Z

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

4.0 AMPERES

20 VOLTS

RDS(on) = 0.070 OHM

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 250 μAdc)	age $(Cpk \ge 2.0)$ (1) (3)	V(BR)DSS	20		_	Vdc
	е)			16.6		mv/°C
$\begin{array}{l} \text{Zero Gate Voltage Drain Current} \\ (V_{DS} = 12 \text{ Vdc}, \text{ V}_{GS} = 0 \text{ Vdc}) \\ (V_{DS} = 12 \text{ Vdc}, \text{ V}_{GS} = 0 \text{ Vdc}, \text{ T}_{GS} \end{array}$	J = 125°C)	IDSS	_	0.05 0.55	2.0 10	μAdc
Gate-Body Leakage Current (VG	$S = \pm 8.0 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	0.15	5.0	μAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coeffici	$(Cpk \geq 2.0) \qquad (1) (3)$ ent (Negative)	VGS(th)	0.7	0.85 2.5	1.1	Vdc mV/°C
Static Drain-to-Source On-Resis (V_{GS} = 4.5 Vdc, I_D = 4.0 Adc) (V_{GS} = 2.7 Vdc, I_D = 2.0 Adc)	tance $(Cpk \ge 2.0)$ (1) (3)	R _{DS(on)}		50 70	70 90	mΩ
Forward Transconductance (VDS	= 3.0 Vdc, I_D = 2.0 Adc) (1)	9FS	4.0	7.5	—	Mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	—	270	540	pF
Output Capacitance	(V _{DS} = 10 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	825	1650	
Transfer Capacitance	, ,	C _{rss}	—	100	200	
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time		^t d(on)	—	150	300	ns
Rise Time	(V _{DD} = 6.0 Vdc, I _D = 4.0 Adc,	t _r	—	800	1600]
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)	—	1420	2840]
Fall Time		t _f	—	1830	3660]
Turn–On Delay Time		^t d(on)	—	260	520	ns
Rise Time	(V _{DD} = 6.0 Vdc, I _D = 4.0 Adc,	t _r	—	1950	3900	
Turn-Off Delay Time	$V_{GS} = 2.7 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)	—	600	1200	
Fall Time		tf	—	1390	2780	
Gate Charge		QT	—	24	34	nC
	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 4.0 \text{ Adc},$	Q ₁	—	3.0	—	1
	$V_{GS} = 4.5 \text{ Vdc}$ (1)	Q ₂	—	11	—	1
		Q3	—	8.0	—	1
SOURCE-DRAIN DIODE CHARAG	TERISTICS				1	1
Forward On–Voltage(1)	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1) $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.1 0.75	1.8	Vdc
Reverse Recovery Time		t _{rr}	—	373	—	ns
	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	750	—	1
	$d(S/dt = 100 \text{ A}/\mu\text{S})^{-}(1)$	tb	_	1120	—	1
Reverse Recovery Storage Charge						+

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max limit - Typ}{3 \times SIGMA} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$







Figure 2. Transfer Characteristics





4

VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)

6



with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.4

0.3

0.2

0.1

0

0

2

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E-FET can be safely used

in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature. Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 12. Maximum Rated Forward Biased Safe Operating Area



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Single N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
$ \begin{array}{l} \text{Drain Current} $	ID ID IDM	8.2 5.6 41	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (1)	PD	2.5	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 6.0 mH, R _G = 25Ω)	EAS	675	mJ
Thermal Resistance — Junction to Ambient $^{(1)}$	R _{0JA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

S5N02

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMSF5N02HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.







SO-8

MMSF5N02HD

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

5.0 AMPERES

20 VOLTS



MMSF5N02HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•		•
Drain-to-Source Breakdown Voltage		V _(BR) DSS	-			Vdc
$(V_{GS} = 0 Vdc, I_D = 250 \mu Adc)$ Temperature Coefficient (Positive)			20	41	_	mV/°C
Zero Gate Voltage Drain Current		Inee				uAdc
$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$.033	—	0.02	1.0	,
$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$					10	
Gate–Body Leakage Current (V _{GS} =	\pm 20 Vdc, V _{DS} = 0)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (Vps = Vcs, lp = 250 uAdc)		VGS(th)	1.0	1.5	2.0	Vdc
Temperature Coefficient (Negative)		_	4.0	_	mV/°C
Static Drain-to-Source On-Resistar	се	R _{DS(on)}				Ohm
$(V_{GS} = 10 \text{ Vdc}, I_{D} = 5.0 \text{ Adc})$ $(V_{CS} = 4.5 \text{ Vdc}, I_{D} = 2.5 \text{ Adc})$			_	0.0185	0.025	
$(V_{GS} = 10.743, D = 2.0743)$		0ES	3.0	12	_	Mhos
DYNAMIC CHARACTERISTICS		910				
Input Capacitance		C _{iss}	_	1130	1582	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}		464	650	
Transfer Capacitance	f = 1.0 MHZ)	Crss	_	117	235	1
SWITCHING CHARACTERISTICS ⁽²⁾		100				
Turn–On Delay Time		t _{d(on)}	_	15	30	ns
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	t _r	_	93	185	1
Turn–Off Delay Time	V _{GS} = 4.5 Vdc, R _G = 6.0 Ω)	^t d(off)	_	35	70	1
Fall Time		t _f	_	40	80	1
Turn–On Delay Time		t _{d(on)}	_	9.0	—	1
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	t _r	_	53	_	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_G = 6.0 \Omega$	^t d(off)	_	56	_	1
Fall Time		tf	_	39	_	1
Gate Charge		QT	_	30.3	43	nC
See Figure 8	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 5.0 \text{ Adc}.$	Q ₁	_	3.0	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	7.5	_	1
		Q ₃	_	6.0	_	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS			1	I	1
Forward On–Voltage(1)	$(l_{S} = 5.0 \text{ Adc} \text{ V}_{CS} = 0 \text{ Vdc})$	V _{SD}				Vdc
	$(I_{S} = 5.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 5.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.82	1.0	
Reverse Recovery Time		ten		32		ns
See Figure 15		۲۲ t-		24		
	(IS = 5.0 Adc, VGS = 0 Vdc, dIs/dt = 100 A/us)	ча t,		80		4
Reverse Recovery Stored Charge				0.045		
(1) Dulao Toot: Dulao Width < 200 vol		<i>∝</i> RR	_	0.045	_	μΟ

(2) Switching characteristics are independent of operating junction temperature.



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MMSF5N02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

100

10

1

0.1

0.01

0.1

ID, DRAIN CURRENT (AMPS)







Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Single N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
Drain Current — Continuous @ T _A = 25°C — Continuous @ T _A = 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	6.5 4.4 33	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C^{(1)}$	PD	2.5	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 30 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 4.0 mH, R _G = 25Ω)	EAS	450	mJ
Thermal Resistance — Junction to Ambient (1)	R _{0JA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

S5N03

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity		
MMSF5N03HDR2	13″	12 mm embossed tape	2500 units		

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

REV 4





G



CASE 751-05, Style 13

SO-8

MMSF5N03HD

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

5.0 AMPERES

30 VOLTS

RDS(on) = 0.040 OHM

MMSF5N03HD

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	9	V _{(BR)DSS}				Vdc
(VGS = 0 Vdc, ID = 250 µAdc) Temperature Coefficient (Positive)			30	34		mV/°C
Zero Gate Voltage Drain Current		Inss				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		200	—	-	1.0	
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, 1_{J} =$	= 125°C)		_		10	
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (Vpc = Vcc, $lp = 250 \mu Adc$)		VGS(th)	1.0	20	30	Vdc
Temperature Coefficient (Negative)		_	5.0	_	mV/°C
Static Drain-Source On-Resistance		R _{DS(on)}				Ohms
$(V_{GS} = 10 \text{ Vdc}, I_{D} = 5.0 \text{ Adc})$			_	0.033	0.040	
$(V_{GS} = 4.5 V_{GC}, I_D = 2.5 Adc)$		050	3.0	0.04	0.030	Mhoc
	J = 2.5 Auc	9FS	5.0	0.0		111105
	1	Circ		1207	1680	nF
	$(V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Case		354	1000	, pi
Transfer Canacitance	f = 1.0 MHz)			62	430	
		Crss		02	120	
	1	t-1()		20	40	ns
Rise Time	(Vpp = 15 Vdc, lp = 5.0 Adc,	۵(on)		108	216	
	$V_{GS} = 4.5 \text{ Vdc},$	ч +		26	70	
	R _G = 9.1 Ω)	^L d(off)		30	74	
		Чf		37	74	
Turn-On Delay Time	(1/22 - 15)/dc = -50 Adc	^t d(on)	_	11	22	
	$V_{GS} = 10 \text{ Vdc},$	tr		36	12	
Turn-Off Delay Time	R _G = 9.1 Ω)	^t d(off)	_	68	136	
Fall Time		tf	_	38	76	
Gate Charge See Figure 8		QT	_	15.2	21	nC
	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	Q ₁	—	3.4	_	
	$V_{GS} = 10 V_{dC}$	Q2	—	6.6	—	
		Q ₃	_	5.6	—	
SOURCE-DRAIN DIODE CHARACTI	RISTICS					
Forward On–Voltage(1)	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		0.88	12	Vdc
	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		_	0.88	-	
Reverse Recovery Time		t _{rr}	_	33		ns
See Figure 15	$(l_{2} = 5.0 \text{ Adc. } V_{C2} = 0 \text{ Vdc})$	ta	_	21	_	1
	dlg/dt = 100 A/µs)	th	_	12	_	
Reverse Recoverv Stored Charge	1	QRR		0.037		μC
(1) Pulse Test: Pulse Width < 300 us	L Duty Cycle < 2%	1717				

(2) Switching characteristics are independent of operating junction temperature.

MMSF5N03HD

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 6. Drain-To-Source Leakage **Current versus Voltage**

3.6

3.8

10

25°C

30

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMSF5N03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance - General Data and Its Use.'

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IMM) nor rated voltage (VDSS) is exceeded, and that the transition time (tr, tf) does not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC}).$

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

RDS(on) LIMIT

THERMAL LIMIT

PACKAGE LIMIT

1

1 1 1 1 1 1 Mounted on 2" sq. FR4 board (1" sq. 2 oz. Cu 0.06

thick single sided), 10s max

100 µ

10 ms

10

100

10

1

0.1

0.01

0.1

D, DRAIN CURRENT (AMPS)

V_{GS} = 10 V

 $T_C = 25^{\circ}C$

SINGLE PULSE

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drainto-source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus **Starting Junction Temperature**

Figure 12, Maximum Rated Forward Biased Safe Operating Area

VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)







Figure 15. Diode Reverse Recovery Waveform

Advance Information Medium Power Surface Mount Products TMOS Single N-Channel with Monolithic Zener ESD Protected Gate

EZFETs[™] are an advanced series of power MOSFETs which utilize Motorola's High Cell Density TMOS process and contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low R_{DS}(on) amd true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Designed to withstand 200V Machine Model and 2000V Human Body Model
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Mounting Information for SO–8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 15	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (1) — Continuous @ $T_A = 70^{\circ}C$ (1) — Pulsed Drain Current (3)	I _D I _D IDM	7.5 5.6 60	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	2.5 20	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	1.6 12	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 30 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 4.0 mH, R _G = 25 Ω)	EAS	450	mJ
Thermal Resistance — Junction to Ambient (1) — Junction to Ambient (2)	R _{θJA}	50 80	°C/W

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 10 V, @ Steady State)

(2) When mounted on minimum recommended FR-4 or G-10 board ($V_{GS} = 10 \text{ V}$, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING	ORDERING INFORMATION				
SEN1027	Device	Reel Size	Tape Width	Quantity	
S5N03Z	MMSF5N03ZR2	13″	12 mm embossed tape	2500 units	
This document contains information on a new product. Specifications and information are subject to change without notice.					

Preferred devices are Motorola recommended choices for future use and best overall value.









MMSF5N03Z

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

5.0 AMPERES

30 VOLTS

RDS(on) = 0.030 OHM



MMSF5N03Z

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS				L		1
Drain-to-Source Breakdown Voltage (Cpk \ge 2.0) (1) (V _{GS} = 0 Vdc, I _D = 250 μ Adc)		V(BR)DSS	30		_	Vdc
	e)			35		mv/°C
Zero Gate Voltage Drain Current $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		IDSS	_	0.03 0.15	2.0 10	µAdc
Gate-Body Leakage Current (VGs	$s = \pm 15 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	1.3	5.0	μAdc
ON CHARACTERISTICS ⁽¹⁾						
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		VGS(th)	1.0 —	2.0 5.5	3.0 —	Vdc mV/°C
Static Drain-to-Source On-Resist (V_{GS} = 10 Vdc, I_D = 5.0 Adc) (V_{GS} = 4.5 Vdc, I_D = 2.5 Adc)	ance (Cpk ≥ 2.0) (1) (3)	R _{DS(on)}	_	22 30	30 40	mΩ
Forward Transconductance (VDS	= 3.0 Vdc, I_D = 2.5 Adc) (1)	9FS	4.0	9.5	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	750	1500	pF
Output Capacitance	$(V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	340	680	
Transfer Capacitance		C _{rss}	—	45	90	
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time		^t d(on)	_	40	80	ns
Rise Time	$(V_{DS} = 15 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	t _r		90	180	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	470	940	
Fall Time		t _f	—	170	340	
Turn–On Delay Time		^t d(on)	—	120	240	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 5.0 \text{ Adc},$	t _r	—	350	700	
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	—	430	860	
Fall Time		t _f	—	140	280	
Gate Charge		QT	_	34	48	nC
	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	Q ₁	_	3.5	_	-
	$V_{GS} = 10 \text{ Vdc}$ (1)	Q ₂	_	9.5	_	
		Q3	_	6.5	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage(1)		VSD		0.83 0.67	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	110	_	ns
	$(I_{S} = 5.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, d_{S}/dt = 100 \text{ A/us})$ (1)	ta	—	22	_	
		tb	_	90	_	1
Reverse Recovery Storage Charge		0		0.47		

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max limit - Typ}{a - 210000} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$







Figure 2. Transfer Characteristics







Figure 6. Drain-to-Source Leakage Current versus Voltage







with Temperature

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



MMSF5N03Z



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's™ Data Sheet Medium Power Surface Mount Products TMOS Single N-Channel Field Effect Transistors

MiniMOS[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process. These miniature surface mount MOSFETs feature ultra low RDS(on) and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Miniature SO–8 Surface Mount Package Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

	-,	value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous @ T _A = 25°C — Continuous @ T _A = 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	8.2 5.6 50	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C^{(1)}$	PD	2.5	Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 30 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 4.0 mH, R _G = 25 Ω)	EAS	450	mJ
Thermal Resistance — Junction to Ambient (1)	R _{0JA}	50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds		260	°C

S7N03

(1) Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MMSF7N03HDR2	13″	12 mm embossed tape	2500 units

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2





G



MMSF7N03HD

Motorola Preferred Device

SINGLE TMOS POWER MOSFET

8.0 AMPERES

30 VOLTS

RDS(on) = 0.028 OHM



MMSF7N03HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	Voltage				\	Vdc
(V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)			30	41		mV/°C
Zero Gate Voltage Drain Current		Inss				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	40500)	200	—	0.02	1.0	
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, I_{J} =$	= 125°C)		_	_	10	
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		VGS(th)	1.0	1.5 4.0	2.0 —	Vdc
						mV/°C
Static Drain–Source On–Resistance ($V_{GS} = 10 \text{ Vdc}, I_D = 7.0 \text{ Adc}$)		R _{DS(on)}	_	0.023	0.028	Ohms
$(V_{GS} = 4.5 \text{ vac}, \text{ ID} = 5.5 \text{ Adc})$	$\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$	050	3.0	12	0.040	Mhoc
	B V dc, ID = 2.5 A dc)	9FS	5.0	12		1011105
	1	Circ		931	1190	nF
	$(V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C		371	490	
Transfer Canacitance	f = 1.0 MHz)	C		80	430	
		Crss		09	120	
	1	t-1/>		15	30	ns
Rise Time	(Vpp = 10 Vdc, lp = 5.0 Adc,	۵(on) t		03	185	
	$V_{GS} = 4.5 \text{ Vdc},$	۲ t.c.m		35	70	
	R _G = 9.1 Ω)	^L d(off)		30	70	-
		Ч ́		40	80	
Turn-On Delay Time	(1/22 - 10)/dc = 50 Adc	^t d(on)	_	9.0		
	$V_{GS} = 10 V dc,$	t _r		53		
Turn-Off Delay Time	R _G = 9.1 Ω)	^t d(off)	_	56	_	-
Fall Time		t _f	_	39		
Gate Charge See Figure 8		QT	_	30	43	nC
	$(V_{DS} = 16 \text{ Vdc}, I_{D} = 5.0 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc})$	Q ₁	—	3.0		-
		Q ₂	—	7.5		
		Q3	_	6.0	-	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage(1)	(I _S = 7.0 Adc, V _{GS} = 0 Vdc)	V _{SD}		0.82	1.0	Vdc
	$(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.69	—	
Reverse Recovery Time		t _{rr}	_	32		ns
See Figure 15	$(l_{s} = 7.0 \text{ Adc. } V_{cs} = 0 \text{ Vdc})$	ta	_	24	_	
	dlg/dt = 100 A/µs)	th	_	8.0	_	1
Reverse Recoverv Stored Charge	1	QRR		0.045		μC
(1) Pulse Test: Pulse Width < 300 us 1	L Duty Cycle < 2%	31/1/				

(2) Switching characteristics are independent of operating junction temperature.
TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MMSF7N03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Starting Junction Temperature

Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

Advance Information **HALF-BRIDGE DRIVER**

The MPIC2111 is a high voltage, high speed, power MOSFET and IGBT driver with dependent high and low side referenced output channels designed for halfbridge applications. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic input is compatible with standard CMOS outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Internal deadtime is provided to avoid shoot-through in the output half-bridge. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for Both Channels
- CMOS Schmitt-triggered Inputs with Pull-down
- Matched Propagation Delay for Both Channels
- Internally Set Deadtime
- High Side Output in Phase with Input

PRODUCT SUMMARY

VOFFSET	600 V MAX
I _{O+/-}	200 mA/420 mA
VOUT	10 – 20 V
t _{on/off} (typical)	130 & 90 ns
Deadtime (typical)	700 ns



ORDERING INFORMATION

Device	Package
MPIC2111D	SOIC
MPIC2111P	PDIP



This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating		Symbol	Min	Max	Unit
High Side Floating Supply Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Fixed Supply Voltage Low Side Output Voltage Logic Input Voltage		VB VS VHO VCC VLO VIN	-0.3 VB-25 VS-0.3 -0.3 -0.3 -0.3	625 V _B +0.3 V _B +0.3 25 V _{CC} +0.3 V _{CC} +0.3	V _{DC}
Allowable Offset Supply Voltage Transient		dVS/dt	-	50	V/ns
*Package Power Dissipation @ $T_C \le +25^{\circ}C$	(8 Lead DIP) (8 Lead SOIC)	PD -		1.0 0.625	Watt
Thermal Resistance, Junction to Ambient	(8 Lead DIP) (8 Lead SOIC)	R _{θJA}		125 200	°C/W
Operating and Storage Temperature		T _j , T _{stg}	-55	150	°C
Lead Temperature for Soldering Purposes, 10 second	onds	ΤL	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	VB	V _S +10	V _S +20	V
High Side Floating Supply Offset Voltage	VS	Note 1	600	
High Side Floating Output Voltage	VHO	٧ _S	VB	
Low Side Fixed Supply Voltage	Vcc	10	20	
Low Side Output Voltage	VLO	0	V _{CC}	mA
Logic Input Voltage	VIN	0	VCC	
Ambient Temperature	TA	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise specified)

Characteristic Symbol Min Typ Max Unit

STATIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC} , V_{BS}) = 15 V unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The VO and IO parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Logic "1" Input Voltage for HO & Logic "0" Input Voltage for LO @ V_{CC} = 10 V	VIH	6.4	-	-	V _{DC}
Logic "1" Input Voltage for HO & Logic "0" Input Voltage for LO @ V_{CC} = 15 V	VIH	9.5	-	-	
Logic "1" Input Voltage for HO & Logic "0" Input Voltage for LO @ V_{CC} = 20 V	VIH	12.6	-	-	
Logic "0" Input Voltage for HO & Logic "1" Input Voltage for LO @ V_{CC} = 10 V	VIL	-	-	3.8	
Logic "0" Input Voltage for HO & Logic "1" Input Voltage for LO @ V_{CC} = 15 V	VIL	-	-	6.0	
Logic "0" Input Voltage for HO & Logic "1" Input Voltage for LO @ V_{CC} = 20 V	VIL	-	-	8.3	
High Level Output Voltage, V _{BIAS} -V _O @ I _O = 0 A	VOH	-	-	100	mV
Low Level Output Voltage, $V_O @ I_O = 0 A$	VOL	-	-	100	
Offset Supply Leakage Current @ $V_B = V_S = 600 V$	ILK	-	-	50	μΑ
Quiescent V _{BS} Supply Current @ $V_{IN} = 0$ V or V _{CC}	IQBS	-	50	-	
Quiescent V _{CC} Supply Current @ $V_{IN} = 0$ V or V _{CC}	IQCC	-	70	-	
Logic "1" Input Bias Current @ V _{IN} = 15 V	I _{IN+}	-	20	40	
Logic "0" Input Bias Current @ V _{IN} = 0 V	I _{IN}	-	-	1.0	
VBS Supply Undervoltage Positive Going Threshold	V _{BSUV+}	-	8.5	-	V
VBS Supply Undervoltage Negative Going Threshold	VBSUV-	-	8.2	-	
V _{CC} Supply Undervoltage Positive Going Threshold	V _{CCUV+}	-	8.6	-	
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	-	8.2	-	
Output High Short Circuit Pulsed Current @ V_OUT = 0 V, PW \leq 10 μs	IO+	200	250	-	mA
Output Low Short Circuit Pulsed Current @ VOUT = 15 V, PW \leq 10 μs	I0-	420	500	-	

DYNAMIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, V_{BS}) = 15 V unless otherwise specified

Turn–On Propagation Delay @ $V_S = 0 V$	ton	-	850	-	ns
Turn–Off Propagation Delay @ $V_S = 600 V$	toff	_	150	-	
Turn–On Rise Time @ C _L = 1000 pF	tr	-	80	-	
Turn–Off Fall Time @ CL = 1000 pF	tf	-	40	-	
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On	DT	-	700	-	
Delay Matching, HS & LS Turn–On/Off	MT	_	30	-	

TYPICAL CONNECTION



MPIC2111

LEAD DEFINITIONS

Symbol	Lead Description
IN	Logic Input for High Side and Low Side Gate Driver Outputs (HO & LO), In Phase with HO
VB	High Side Floating Supply
НО	High Side Gate Drive Output
VS	High Side Floating Supply Return
VCC	Low Side Supply
Lo	Low Side Gate Drive Output
COM	Logic and Low Side Return



Figure 1. Input / Output Timing Diagram



Figure 2. Switching Time Waveform Definitions



Figure 3. Deadtime Waveform Definitions

HIGH AND LOW SIDE DRIVER

The MPIC2112 is a high voltage, high speed, power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross–conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N–channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for Both Channels
- Separate Logic Supply
- Operating Supply Range from 5 to 20 V
- Logic and Power Ground Operating Offset Range from -5 to +5 V
- CMOS Schmitt-triggered Inputs with Pull-down
- Cycle by Cycle Edge-triggered Shutdown Logic
- Matched Propagation Delay for Both Channels
- Outputs in Phase with Inputs

MPIC2112

HIGH AND LOW SIDE DRIVER



ORDERING INFORMATION

Device	Package
MPIC2112DW	SOIC WIDE
MPIC2112P	PDIP

PRODUCT SUMMARY

VOFFSET	600 V MAX
I _{O+/-}	200 mA/400 mA
Vout	10 – 20 V
t _{on/off} (typical)	125 & 105 ns
Delay Matching	30 ns





ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating		Symbol	Min	Max	Unit
High Side Floating Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Fixed Supply Voltage Logic Supply Voltage Logic Supply Voltage Logic Supply Offset Voltage Logic Input Voltage (HIN, LIN & SD)		VB VS VHO VCC VLO VDD VSS VIN	$\begin{array}{c} -0.3 \\ V_B-25 \\ V_S-0.3 \\ -0.3 \\ -0.3 \\ -0.3 \\ V_{CC}-25 \\ V_{SS}-0.3 \end{array}$	625 V _B +0.3 V _B +0.3 25 V _{CC} +0.3 V _{SS} +25 V _{CC} +0.3 V _{DD} +0.3	VDC
Allowable Offset Supply Voltage Transient		dV _S /dt	-	50	V/ns
*Package Power Dissipation @ $T_A \le +25^{\circ}C$	(14 Lead DIP) (16 SOIC–WIDE)	P _D -	-	1.6 1.25	Watt
Thermal Resistance, Junction to Ambient	(14 Lead DIP) (16 SOIC–WIDE)	R _{θJA}	-	75 100	°C/W
Operating and Storage Temperature		Tj, Tstg	-55	150	°C
Lead Temperature for Soldering Purposes, 10 sec	conds	ΤL	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	VB	V _S +10	V _S +20	V
High Side Floating Supply Offset Voltage	VS	Note 1	600	
High Side Floating Output Voltage	VHO	٧ _S	VB	
Low Side Fixed Supply Voltage	VCC	10	20	
Low Side Output Voltage	VLO	0	VCC	
Logic Supply Voltage	V _{DD}	V _{SS} +5	V _{SS} +20	
Logic Supply Offset Voltage	VSS	-5	5	
Logic Input Voltage (HIN, LIN & SD)	VIN	VSS	V _{DD}	
Ambient Temperature	TA	-40	125	°C

Note 1: Logic operational for Vs of –5 to +600 V. Logic state held for Vs of –5 V to –VBS.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
STATIC ELECTRICAL CHARACTERISTICS – SUPPLY CHARACTERISTICS VBIAS (V _{CC} , V _{BS} , V _{DD}) = 15 V and V _{SS} = COM unless otherwise specified. The V _{IN} , V _{TH} and I _{IN} parameters are referenced to V _{SS} and are applicable to all three logic input leads: HIN, LIN and SD. The VO and IO parameters are referenced to COM or V _{SS} and are applicable to the respective output leads: HO or LO.					
Logic "1" Input Voltage	VIH	9.5	-	-	V
Logic "0" Input Voltage	VIL	-	-	6.0	
High Level Output Voltage, V _{BIAS} –V _O @ V _{IN} = V _{IH} , I _O = 0 A	VOH	-	-	100	mV
Low Level Output Voltage, $V_O @ V_{IN} = V_{IL}$, $I_O = 0$ A	VOL	-	-	100	
Offset Supply Leakage Current @ $V_B = V_S = 600 V$	ILK	-	-	50	μA
Quiescent V _{BS} Supply Current @ V _{IN} = 0 V or V _{DD}	I _{QBS}	-	25	60	
Quiescent V _{CC} Supply Current @ V _{IN} = 0 V or V _{DD}	IQCC	-	80	180	
Quiescent V _{DD} Supply Current @ V _{IN} = 0 V or V _{DD}	I _{QDD}	-	2.0	5.0	
Logic "1" Input Bias Current @ V _{IN} = 15 V	I _{IN+}	-	20	40	
Logic "0" Input Bias Current @ V _{IN} = 0 V	I _{IN}	-	-	1.0	
V _{BS} Supply Undervoltage Positive Going Threshold	V _{BSUV+}	7.4	-	9.6	V
V _{BS} Supply Undervoltage Negative Going Threshold	V _{BSUV-}	7.0	-	9.2	
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	7.6	-	9.6	
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	7.2	-	9.2	
Output High Short Circuit Pulsed Current @ $V_{OUT} = 0 V$, $V_{IN} = 15 V$, PW $\leq 10 \mu s$	I _{O+}	200	250	_	mA
Output Low Short Circuit Pulsed Current @ V_OUT = 15 V, V_IN = 0 V, PW \leq 10 μ s	I _{O-}	420	500	_	

DYNAMIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_CC, V_BS, V_DD) = 15 V and V_SS = COM unless otherwise specified. T_A = 25^{\circ}C.

Turn–On Propagation Delay @ $V_S = 0 V$	ton	_	125	180	ns
Turn–Off Propagation Delay @ V_S = 600 V	^t off	_	105	160	
Shutdown Propagation Delay @ $V_S = 600 V$	^t sd	_	105	160	
Turn–On Rise Time @ C _L = 1000 pF	tr	_	80	130	
Turn–Off Fall Time @ CL = 1000 pF	t _f	_	40	65	
Delay Matching, HS & LS Turn–On/Off	MT	-	-	30	

TYPICAL CONNECTION



MPIC2112

LEAD DEFINITIONS

Symbol	Lead Description
V _{DD}	Logic Supply
HIN	Logic Input for High Side Gate Driver Output (HO), In Phase
SD	Logic Input for Shutdown
LIN	Logic Input for Low Side Gate Driver Output (LO), In Phase
V _{SS}	Logic Ground
VB	High Side Floating Supply
HO	High Side Gate Drive Output
VS	High Side Floating Supply Return
Vcc	Low Side Supply
LO	Low Side Gate Drive Output
СОМ	Low Side Return



Figure 1. Input / Output Timing Diagram



Figure 3. Deadtime Waveform Definitions



Figure 2. Switching Time Waveform Definitions





Advance Information HIGH AND LOW SIDE DRIVER

The MPIC2113 is a high voltage, high speed, power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross–conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N–channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for Both Channels
- Separate Logic Supply
- Operating Supply Range from 5 to 20 V
- Logic and Power Ground Operating Offset Range from –5 to +5 V
- CMOS Schmitt-triggered Inputs with Pull-down
- Cycle by Cycle Edge-triggered Shutdown Logic
- Matched Propagation Delay for Both Channels
- Outputs In Phase with Inputs

PRODUCT SUMMARY

VOFFSET	600 V MAX
I _{O+/-}	2 A/2 A
VOUT	10 – 20 V
t _{on/off} (typical)	120 & 94 ns
Delay Matching	10 ns



This document contains information on a new product. Specifications and information herein are subject to change without notice.



MPIC2113

ORDERING INFORMATION

Device	Package
MPIC2113DW	SOIC WIDE
MPIC2113P	PDIP



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating		Symbol	Min	Max	Unit
High Side Floating Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Fixed Supply Voltage Logic Supply Voltage Logic Supply Voltage Logic Supply Offset Voltage Logic Input Voltage (HIN, LIN & SD)		VB VS VHO VCC VLO VDD VSS VIN	$\begin{array}{c} -0.3 \\ V_B-25 \\ V_S-0.3 \\ -0.3 \\ -0.3 \\ -0.3 \\ V_{CC}-25 \\ V_{SS}-0.3 \end{array}$	625 VB+0.3 25 VCC+0.3 VSS+25 VCC+0.3 VDD+0.3	VDC
Allowable Offset Supply Voltage Transient		dV _S /dt	-	50	V/ns
*Package Power Dissipation @ $T_A \le +25^{\circ}C$	(14 Lead DIP) (16 SOIC–WIDE)	PD -		1.6 1.25	Watt
Thermal Resistance, Junction to Ambient	(14 Lead DIP) (16 SOIC–WIDE)	R _{θJA}	-	75 100	°C/W
Operating and Storage Temperature		Tj, Tstg	-55	150	°C
Lead Temperature for Soldering Purposes, 10 sec	onds	ΤL	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	VB	V _S +10	V _S +20	V
High Side Floating Supply Offset Voltage	VS	Note 1	600	
High Side Floating Output Voltage	VHO	٧ _S	VB	
Low Side Fixed Supply Voltage	VCC	10	20	
Low Side Output Voltage	VLO	0	VCC	
Logic Supply Voltage	V _{DD}	V _{SS} +5	V _{SS} +20	
Logic Supply Offset Voltage	VSS	-5	5	
Logic Input Voltage (HIN, LIN & SD)	VIN	VSS	V _{DD}	
Ambient Temperature	TA	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit	
STATIC ELECTRICAL CHARACTERISTICS – SUPPLY CHARACTERISTICS V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15 V and V_{SS} = COM unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all three logic input leads: HIN, LIN and SD. The VO and IO parameters are referenced to COM or V_{SS} and are applicable to the respective output leads: HO or LO.						
Logic "1" Input Voltage	VIH	9.5	-	-	V	
Logic "0" Input Voltage	VIL	-	-	6.0		
High Level Output Voltage, V _{BIAS} –V _O @ V _{IN} = V _{IH} , I _O = 0 A	VOH	-	-	1.2	1	
Low Level Output Voltage, $V_O @ V_{IN} = V_{IL}$, $I_O = 0$ A	VOL	-	-	0.1	1	
Offset Supply Leakage Current @ $V_B = V_S = 600 V$	ILK	-	-	50	μA	
Quiescent V _{BS} Supply Current @ V _{IN} = 0 V or V _{DD}	I _{QBS}	-	125	230		
Quiescent V _{CC} Supply Current @ V _{IN} = 0 V or V _{DD}	IQCC	-	180	340		
Quiescent V _{DD} Supply Current @ V _{IN} = 0 V or V _{DD}	IQDD	-	15	30		
Logic "1" Input Bias Current @ V _{IN} = 15 V	I _{IN+}	-	20	40		
Logic "0" Input Bias Current @ V _{IN} = 0 V	I _{IN}	-	-	1.0		
V _{BS} Supply Undervoltage Positive Going Threshold	V _{BSUV+}	7.5	-	9.7	V	
V _{BS} Supply Undervoltage Negative Going Threshold	V _{BSUV-}	7.0	-	9.4		
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	7.4	_	9.6		
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	7.0	_	9.4		
Output High Short Circuit Pulsed Current @ $V_{OUT} = 0 V$, $V_{IN} = 15 V$, PW $\leq 10 \mu s$	I _{O+}	2.0	2.5	-	A	
Output Low Short Circuit Pulsed Current @ V_OUT = 15 V, V_IN = 0 V, PW \leq 10 μ s	I _O _	2.0	2.5	-		

DYNAMIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_CC, V_BS, V_DD) = 15 V and V_SS = COM unless otherwise specified. T_A = 25^{\circ}C.

Turn–On Propagation Delay @ V _S = 0 V	ton	-	120	150	ns
Turn–Off Propagation Delay @ V _S = 600 V	toff	_	94	125	
Shutdown Propagation Delay @ $V_S = 600 V$	^t sd	_	110	140	
Turn–On Rise Time @ C _L = 1000 pF	tr	_	25	35	
Turn–Off Fall Time @ CL = 1000 pF	t _f	_	17	25	
Delay Matching, HS & LS Turn–On/Off	MT	-	-	10	

TYPICAL CONNECTION



MPIC2113

LEAD DEFINITIONS

Symbol	Lead Description
V _{DD}	Logic Supply
HIN	Logic Input for High Side Gate Driver Output (HO), In Phase
SD	Logic Input for Shutdown
LIN	Logic Input for Low Side Gate Driver Output (LO), In Phase
V _{SS}	Logic Ground
VB	High Side Floating Supply
HO	High Side Gate Drive Output
VS	High Side Floating Supply Return
Vcc	Low Side Supply
LO	Low Side Gate Drive Output
СОМ	Low Side Return



Figure 1. Input / Output Timing Diagram



Figure 3. Shutdown Waveform Definitions



Figure 2. Switching Time Waveform Definitions





Advance Information SINGLE CHANNEL DRIVER

The MPIC2117 is a high voltage, high speed, power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side or low side configuration which operates from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout
- CMOS Schmitt-triggered Input with Pull-down
- Output In Phase with Input

PRODUCT SUMMARY

VOFFSET	600 V MAX			
I _{O+/-}	200 mA/420 mA			
Vout	10 – 20 V			
t _{on/off} (typical)	125 & 105 ns			



MPIC2117



D SUFFIX PLASTIC PACKAGE CASE 751–05 (SO–8)

ORDERING INFORMATION

Device	Package
MPIC2117D	SOIC
MPIC2117P	PDIP



This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating		Symbol	Min	Max	Unit
High Side Floating Supply Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Logic Supply Voltage Logic Input Voltage		VB VS VHO VCC VIN	-0.3 V _B -25 V _S -0.3 -0.3 -0.3	625 V _B +0.3 V _B +0.3 25 V _{CC} +0.3	V _{DC}
Allowable Offset Supply Voltage Transient		dV _S /dt	-	50	V/ns
*Package Power Dissipation @ $T_A \le +25^{\circ}C$	(8 Lead DIP) (8 Lead SOIC)	PD -	-	1.0 0.625	Watt
Thermal Resistance, Junction to Ambient	(8 Lead DIP) (8 Lead SOIC)	R _{θJA}		125 200	°C/W
Operating and Storage Temperature		Tj, Tstg	-55	150	°C
Lead Temperature for Soldering Purposes, 10 sec	conds	т∟	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	VB	V _S +10	V _S +20	V
High Side Floating Supply Offset Voltage	VS	Note 1	600	
High Side Floating Output Voltage	VHO	VS	VB	
Logic Supply Voltage	Vcc	10	20	
Logic Input Voltage	V _{IN}	0	VCC	
Ambient Temperature	T _A	-40	125	°C

Note 1: Logic operational for V_S of –5 to +600 V. Logic state held for V_S of –5 V to –V_{BS}.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
STATIC ELECTRICAL CHARACTERISTICS					

 V_{BIAS} (V_{CC} , V_{BS}) = 15 V unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The VO and IO parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Logic "1" Input Voltage @ V _{CC} = 10 V	VIH	6.4	-	-	V _{DC}
Logic "1" Input Voltage @ V _{CC} = 15 V	VIH	9.5	-	-	
Logic "1" Input Voltage @ V _{CC} = 20 V	VIH	12.6	-	-	1
Logic "0" Input Voltage @ V _{CC} = 10 V	VIL	-	-	3.8	1
Logic "0" Input Voltage @ V _{CC} = 15 V	VIL	-	-	6.0	1
Logic "0" Input Voltage @ V _{CC} = 20 V	VIL	-	-	8.3	1
High Level Output Voltage, V_{BS} – $V_O @ V_{IN} = V_{IH}$, $I_O = 0 A$	Vон	-	-	100	mV
Low Level Output Voltage, $V_O @ V_{IN} = V_{IL}$, $I_O = 0 A$	VOL	_	-	100	1
Offset Supply Leakage Current @ $V_B = V_S = 600 V$	ILK	_	-	50	μA
Quiescent V _{BS} Supply Current @ V _{IN} = 0 V or V _{CC}	IQBS	_	50	_	1
Quiescent V _{CC} Supply Current @ $V_{IN} = 0$ V or V _{CC}	IQCC	-	70	-	1
Logic "1" Input Bias Current @ V _{IN} = 15 V	I _{IN+}	-	20	40	1
Logic "0" Input Bias Current @ VIN = 0 V	I _{IN}	-	-	1.0	1
VBS Supply Undervoltage Positive Going Threshold	V _{BSUV+}	-	8.5	-	V
VBS Supply Undervoltage Negative Going Threshold	VBSUV-	_	8.2	_	1
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	-	8.6	-	1
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	-	8.2	-	1
Output High Short Circuit Pulsed Current @ $V_{OUT} = 0 V$, $V_{IN} = 15 V$, PW $\leq 10 \mu s$	IO+	200	250	-	mA
Output Low Short Circuit Pulsed Current @ $V_{OUT} = 15 V$, $V_{IN} = 0 V$, PW $\leq 10 \mu s$	I0-	420	500	-	

DYNAMIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, V_{BS}) = 15 V unless otherwise specified

Turn–On Propagation Delay @ $V_S = 0 V$	ton	-	125	-	ns
Turn–Off Propagation Delay @ $V_S = 600 V$	toff	-	105	-	
Turn–On Rise Time @ C _L = 1000 pF	tr	-	80	-	
Turn–Off Fall Time @ CL = 1000 pF	t _f	-	40	-	





MPIC2117

LEAD DEFINITIONS

Symbol	Lead Description
VCC	Logic Supply
IN	Logic Input for High Side Gate Driver Outputs (HO), In Phase with HO
COM	Logic Ground
VB	High Side Floating Supply
HO	High Side Gate Drive Output
VS	High Side Floating Supply Return



Figure 1. Input / Output Timing Diagram





Advance Information 3-PHASE BRIDGE DRIVER

The MPIC2130 is a high voltage, high speed, power MOSFET and IGBT driver with three independent high side and low side referenced output channels for 3–Phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with 5 V CMOS or LSTTL outputs. A ground referenced operational amplifier provides an analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from this resistor. An open drain FAULT signal is provided to indicate that an over–current or undervoltage shutdown has occurred. The output drivers feature a high pulse current buffer stage designed for minimum driver cross–conduction. Propagation delays are matched to simplify use in high frequency applications.

The floating channels can be used to drive N–channel power MOSFET or IGBT's in the high side configuration which operate from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for All Channels
- Over-current Shut Down Turns Off All Six Drivers
- Independent Half-bridge Drivers
- Matched Propagation Delay for All Channels
- Outputs Out of Phase with Inputs

PRODUCT SUMMARY

VOFFSET	600 V MAX
I _{O+/-}	200 mA/420 mA
VOUT	10 – 20 V
t _{on/off} (typical)	675 & 425 ns
Deadtime (typical)	2.5 μs

This document contains information on a new product. Specifications and information herein are subject to change without notice.

3-PHASE **BRIDGE DRIVER** P SUFFIX PLASTIC PACKAGE CASE 710-02 **PIN CONNECTIONS** 1 VCC V_{B1} 28 2 HIN1 27 H01 3 HIN2 26 V_{S1} 4 25 HIN3 5 24 LIN1 V_{B2} 23 6 LIN2 HO2 7 LIN3 22 V_{S2} 8 FAULT 21 9 ITRIP 20 V_{B3} 10 CAO HO3 19 18 11 CA-V_{S3} 17 12 VSS 13 16 VSO L01 14 15 LO3 L02

MPIC2130

ORDERING INFORMATION

(TOP VIEW)

Device	Package
MPIC2130P	PDIP



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V_{SS}. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating	Symbol	Min	Max	Unit
High Side Floating Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Fixed Supply Voltage Low Side Driver Return Low Side Output Voltage Logic Input Voltage (HIN–, LIN–, & ITRIP) Fault Output Voltage Amplifier Output Voltage Amplifier Inverting Input Voltage	VB1,2,3 VS1,2,3 VH01,2,3 VCC VSO VL01,2,3 VIN FAULT- CAO CA-	-0.3 VB1,2,3-25 VS1,2,3-0.3 -0.3 VCC-0.3 VSO-0.3 -0.3 -0.3 -0.3 -0.3	625 VB1,2,3+0.3 VB1,2,3+0.3 25 VCC+0.3 VCC+0.3 VCC+0.3 VCC+0.3 VCC+0.3 VCC+0.3 VCC+0.3	VDC
Allowable Offset Supply Voltage Transient	dVS/dt	-	50	V/ns
*Package Power Dissipation @ $T_A \le +25^{\circ}C$	PD	-	1.5	Watt
Operating and Storage Temperature	Tj, Tstg	-55	150	°C
Thermal Resistance, Junction to Ambient	R _{θJA}	-	83	°C/W
Lead Temperature for Soldering Purposes, 10 seconds	т∟	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	V _{B1,2,3}	V _{S1,2,3} +10	V _{S1,2,3} +20	V
High Side Floating Supply Offset Voltage	V _{S1,2,3}	Note 1	V _{SO} +600	V
High Side Floating Output Voltage	VHO1,2,3	V _{S1,2,3}	V _{B1,2,3}	V
Fixed Supply Voltage	VCC	10	20	V
Low Side Driver Return	V _{SO}	-5	5	V
Low Side Output Voltage	V _{LO1,2,3}	V _{SO}	VCC	V
Logic Input Voltage (HIN-, LIN-, & ITRIP)	V _{IN}	V _{SS}	5	V
Fault Output Voltage	FAULT-	V _{SS}	VCC	V
Amplifier Output Voltage	CAO	VSS	5	V
Amplifier Inverting Input Voltage	CA-	V _{SS}	5	V
Ambient Temperature	TA	-40	125	°C

Note 1: Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of V_{SO}-5 V to V_{SO}-V_{BS}.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit

STATIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, $V_{BS1,2,3}$) = 15 V and V_{SO} = V_{SS} unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to $V_{SO1,2,3}$ and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.

Logic "0" Input Voltage (OUT = LO)	VIH	2.2	-	-	V
Logic "1" Input Voltage (OUT = HI)	VIL	-	-	0.8	V
ITRIP Input Positive Going Threshold	VIT,TH+	400	-	580	mV
High Level Output Voltage, $V_{BIAS}-V_O @ V_{IN} = 0 V$, $I_O = 0 A$	∨он	-	-	100	mV
Low Level Output Voltage, $V_O @ V_{IN} = 5 V$, $I_O = 0 A$	VOL	-	-	100	mV
Offset Supply Leakage Current @ V _{B1,2,3} = V _{S1,2,3} = 600 V	ILK	-	-	50	μA
Quiescent V _{BS} Supply Current @ $V_{IN} = 0$ V or 5 V	I _{QBS}	-	15	30	μA
Quiescent V _{CC} Supply Current @ V _{IN} = 0 V or 5 V	IQCC	-	3.0	4.0	mA
Logic "1" Input Bias Current (OUT = HI) @ V _{IN} = 0 V	I _{IN+}	-	400	500	μA
Logic "0" Input Bias Current (OUT = LO) @ VIN = 5 V	I _{IN}	-	200	320	μA
"High" ITRIP Bias Current @ ITRIP = 5 V	ITRIP+	-	75	150	μA
"Low" ITRIP Bias Current @ ITRIP = 0 V	ITRIP-	-	-	100	nA
VBS Supply Undervoltage Positive Going Threshold	VBSUV+	8.0	-	9.2	V
VBS Supply Undervoltage Negative Going Threshold	VBSUV-	7.6	-	8.8	V
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	8.3	-	9.7	V
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	8.0	-	9.4	V
FAULT – Low On Resistance	R _{on,FLT}	-	55	75	Ω
Output High Short Circuit Pulsed Current @ V _{out} = 0 V, V _{in} = 0 V, PW \leq 10 μ s	IO+	200	250	-	mA
Output Low Short Circuit Pulsed Current @ V _{out} = 15 V, V _{in} = 5 V, PW \leq 10 μs	IO-	420	500	-	mA
Amplifier Input Offset Voltage @ V _{SO} = CA- = 0.2	Vos	-	-	30	mV
CA- Input Bias Current @ CA- = 2.5 V	ICA-	-	-	4.0	nA
Amplifier Common Mode Rejection Ratio @ V _{SO} = CA- = 0.1 V & 5 V	CMRR	60	80	-	dB

MPIC2130

ELECTRICAL CHARACTERISTICS (continued) ($T_A = 25^{\circ}C$ unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit

STATIC ELECTRICAL CHARACTERISTICS VBIAS (V_{CC}, V_{BS1,2,3}) = 15 V and V_{SO} = V_{SS} unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to V_{SO1,2,3} and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.

Amplifier Power Supply Rejection Ratio @ $V_{SO} = CA = 0.2 V$, $V_{CC} = 10 \& 20 V$	PSRR	55	75	_	dB
Amplifier High Level Output Voltage @ CA- = 0 V, V_{SO} = 1 V	VOH,Amp	5.0	-	5.4	V
Amplifier Low Level Output Voltage @ CA- = 1 V, V_{SO} = 0 V	V _{OL,Amp}	-	-	20	mV
Amplifier Output Source Current @ CA- = 0 V, V_{SO} = 1 V, CAO = 4 V	I _{SRC,Amp}	2.3	4.0	-	mA
Amplifier Output Sink Current @ CA- = 1 V, V_{SO} = 0 V, CAO = 2 V	I _{SNK,Amp}	1.0	2.1	-	mA
Amplifier Output High Short Circuit Current @ CA- = 1 V, V _{SO} = 5 V, CAO = 0 V	I _{O+,Amp}	_	4.5	6.5	mA
Amplifier Output Low Short Circuit Current @ CA- = 5 V, V_{SO} = 0 V, CAO = 5 V	I _{O-,Amp}	_	3.2	5.2	mA

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
DYNAMIC ELECTRICAL CHARACTERISTICS					

 V_{BIAS} (V_{CC}, $V_{BS1,2,3}$) = 15 V, $V_{SO1,2,3}$ = V_{SS} and C_L = 1000 pF unless otherwise specified. T_A = 25°C.

Turn–On Propagation Delay @ $V_{IN} = 0 \& 5 V$, $V_{S1,2,3} = 0 V$ to 600 V	ton	500	-	850	ns
Turn–Off Propagation Delay @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	toff	300	-	550	ns
Turn–On Rise Time @ $V_{IN} = 0 \& 5 V$, $V_{S1,2,3} = 0 V$ to 600 V	tr	-	80	125	ns
Turn–Off Fall Time @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	t _f	-	35	55	ns
ITRIP to Output Shutdown Propagation Delay @ V_{IN} , $V_{ITRIP} = 0 \& 5 V$	t _{itrip}	400	-	920	ns
ITRIP Blanking Time @ ITRIP = 1 V	t _{bl}	-	400	-	ns
ITRIP to FAULT– Propagation Delay @ VIN, VITRIP = 0 & 5 V	t _{flt}	335	-	845	ns
Input Filter Time (all six inputs) @ V _{IN} = 0 & 5 V	^t flt,in	-	310	-	ns
LIN1,2,3 to FAULT Clear Time @ V_{IN} , $V_{ITRIP} = 0 \& 5 V$	^t fltclr	6.0	-	12	μs
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On @ V _{IN} = 0 & 5 V	DT	1.3	_	3.7	μs
Amplifier Slew Rate (Positive)	SR+	4.4	6.2	-	V/µs
Amplifier Slew Rate (Negative)	SR–	2.4	3.2	-	V/µs

TYPICAL CONNECTION



LEAD DEFINITIONS

Symbol	Lead Description
HIN1,2,3	Logic Inputs for High Side Gate Driver Outputs (HO1,2,3), Out of Phase
LIN1,2,3	Logic Inputs for Low Side Gate Driver Outputs (LO1,2,3), Out of Phase
FAULT-	Indicates Over-current, or Undervoltage Lockout (Low Side) has Occurent, Negative Logic
VCC	Logic and Low Side Fixed Supply
ITRIP	Input for Over-current Shut Down
CAO	Output of Current Amplifier
CA-	Negative Input of Current Amplifier
V _{SS}	Logic Ground
V _{B1,2,3}	High Side Floating Supplies
HO1,2,3	High Side Gate Drive Outputs
V _{S1,2,3}	High Side Floating Supply Returns
LO1,2,3	Low Side Gate Drive Outputs
VSO	Low Side Return, Positive Input of Current Amplifier



Figure 1. Input / Output Timing Diagram



Figure 3. Deadtime Waveform Definitions



Figure 2. Switching Time Waveform Definitions



Figure 4. Overcurrent Shutdown Waveform Definitions

Advance Information 3-HIGH SIDE & 3-LOW SIDE DRIVER

The MPIC2131 is a high voltage, high speed, power MOSFET and IGBT driver with three independent high side and low side referenced output channels for 3–Phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with 5 V CMOS or LSTTL outputs. A ground referenced operational amplifier provides an analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from an external current sense resistor. An extra shutdown input is provided for customizing the shutdown function. An open drain FAULT signal is provided to indicate that any of shutdown conditions has occurred. The output drivers feature a high pulse current buffer stage designed for minimum driver cross–conduction. Propagation delays are matched to simplify use in high frequency applications.

The floating channels can be used to drive N–channel power MOSFET or IGBT's in the high side configuration which operate from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for All Channels
- Over-current Shut Down Turns Off All Six Drivers
- Independent 3 High Side & 3 Low Side Drivers
- Matched Propagation Delay for All Channels
- Outputs Out of Phase with Inputs

PRODUCT SUMMARY

VOFFSET	600 V MAX
I _{O+/-}	200 mA/420 mA
VOUT	10 – 20 V
t _{on/off} (typical)	1.4 & 0.7 μs
Delay Matching	700 ns

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MPIC2131



ORDERING INFORMATION

Device	Package
MPIC2131P	PDIP

SIMPLIFIED BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating	Symbol	Min	Max	Unit
High Side Floating Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Output Voltage Fixed Supply Voltage Fixed Supply Offset Voltage Logic Input Voltage (HIN–, LIN–, FLT–, CLR–, SD & ITRIP) Fault Output Voltage	VB1,2,3 VS1,2,3 VHO1,2,3 VLO1,2,3 VCC VSS VIN FAULT	-0.3 V _{B1,2,3} -25 V _{S1,2,3} -0.3 -0.3 V _{CC} -25 V _{SS} -0.3 V _{SS} -0.3	625 VB1,2,3+0.3 VB1,2,3+0.3 VCC+0.3 25 VCC+0.3 VCC+0.3 VCC+0.3	VDC
Allowable Offset Supply Voltage Transient	dV _S /dt	-	50	V/ns
*Package Power Dissipation @ $T_C \le +25^{\circ}C$ (28 Lead DIP)	PD	-	1.5	Watt
Operating and Storage Temperature	Tj, T _{stg}	-55	150	°C
Thermal Resistance, Junction to Ambient (8 Lead DIP)	R _{θJA}	_	83	°C/W
Lead Temperature for Soldering Purposes, 10 seconds	TL	-	260	°C

MPIC2131

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	V _{B1,2,3}	V _{S1,2,3} +10	V _{S1,2,3} +20	V
High Side Floating Supply Offset Voltage	V _{S1,2,3}	Note 1	V _{SO} +600	V
High Side Floating Output Voltage	VHO1,2,3	V _{S1,2,3}	V _{B1,2,3}	V
Fixed Supply Voltage	VCC	10	20	V
Low Side Output Voltage	V _{LO1,2,3}	0	VCC	V
Low Side Driver Return	V _{SS}	-5	5	V
Logic Input Voltage (HIN–, LIN–, FLT–CLR, SD & ITRIP)	V _{IN}	V _{SS}	5	V
Fault Output Voltage	FAULT-	V _{SS}	V _{CC}	V
Ambient Temperature	TA	-40	125	°C

Note 1: Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit

STATIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, $V_{BS1,2,3}$) = 15 V and V_{SS} = COM unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to COM and $V_{SO1,2,3}$ and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.

Logic "0" Input Voltage (OUT = LO)	VIH	2.2	-	-	V
Logic "1" Input Voltage (OUT = HI)	VIL	_	-	0.8	V
Logic "0" Fault Clear Input Voltage	VFCLR,IH	2.2	-	-	V
Logic "1" Fault Clear Input Voltage	VFCLR,IL	_	-	0.8	V
SD Input Positive Going Threshold	VSD,TH+	_	1.8	-	V
SD Input Negative Going Threshold	VSD,TH-	_	1.5	-	V
ITRIP Input Positive Going Threshold	VIT,TH+	_	485	-	mV
ITRIP Input Negative Going Threshold	VIT,TH-	_	400	-	mV
High Level Output Voltage, $V_{BIAS} - V_O @ V_{IN} = 0 V$, $I_O = 0 A$	VOH	_	-	100	mV
Low Level Output Voltage, $V_O @ V_{IN} = 5 V$, $I_O = 0 A$	VOL	_	-	100	mV
Offset Supply Leakage Current @ V _{B1,2,3} = V _{S1,2,3} = 600 V	ILK	_	-	50	μA
Quiescent V _{BS} Supply Current @ $V_{IN} = 0$ V or 5 V	IQBS	_	30	-	μA
Quiescent V _{CC} Supply Current @ $V_{IN} = 0$ V or 5 V	IQCC	_	3.0	-	mA
Logic "1" Input Bias Current (OUT = HI) @ VIN = 0 V	I _{IN+}	_	190	-	μA
Logic "0" Input Bias Current (OUT = LO) @ VIN = 5 V	I _{IN}	_	100	-	μA
"High" ITRIP Bias Current @ ITRIP = 5 V	ITRIP+	_	60	-	μA
"Low" ITRIP Bias Current @ ITRIP = 0 V	ITRIP-	_	-	50	nA
Logic "1" Fault Clear Bias Current @ FLT-CLR = 0 V	IFCLR+	_	190	-	μΑ
Logic "0" Fault Clear Bias Current @ FLT-CLR = 5 V	IFCLR-	_	100	-	μΑ
Logic "1" Shut Down Bias Current @ SD = 5 V	I _{SD+}	_	60	-	μΑ
Logic "0" Shut Down Bias Current @ SD = 5 V	ISD-	_	_	150	nA
VBS Supply Undervoltage Positive Going Threshold	V _{BSUV+}	_	8.6	-	V
VBS Supply Undervoltage Negative Going Threshold	V _{BSUV} -	_	8.2	-	V
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	_	9.0	-	V
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	_	8.7	-	V
FAULT – Low On Resistance	R _{on,FLT}	_	55	-	Ω
Output High Short Circuit Pulsed Current @ V_{OUt} = 0 V, V_{in} = 0 V, PW \leq 10 μs	I _{O+}	200	250	-	mA
Output Low Short Circuit Pulsed Current @ V _{out} = 15 V, V _{in} = 5 V, PW \leq 10 μ s	I ₀₋	420	500	-	mA

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
DYNAMIC ELECTRICAL CHARACTERISTICS					
V_{BIAS} (VCC, VBS1,2,3) = 15 V, VSO1,2,3 = VSS and CL = 1000 pF unless other	wise specified	$I_A = 25^{\circ}C.$			
Turn–On Propagation Delay @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	ton	-	1.4	-	μs
Turn–Off Propagation Delay @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	toff	-	0.7	-	μs
Turn–On Rise Time @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	tr	-	80	-	ns
Turn–On Fall Time @ V_{IN} = 0 & 5 V, $V_{S1,2,3}$ = 0 V to 600 V	tf	-	40	-	ns
ITRIP to Output Shutdown Propagation Delay @ VIN, VITRIP = 0 & 5 V	t _{itrip}	-	550	-	ns
ITRIP Blanking Time @ ITRIP = 1 V	t _{bl}	-	400	-	ns
ITRIP to FAULT– Propagation Delay @ VIN, VITRIP = 0 & 5 V	t _{flt}	-	450	-	ns
Input Filter Time (all six inputs) @ V _{IN} = 0 & 5 V	^t flt,in	-	310	-	ns
FLT–CLR to FAULT Clear Time @ V_{IN} , V_{IT} , $V_{FC} = 0 \& 5 V$	^t fltclr	-	450	-	ns
SD to OUTPUT Shutdown Propagation Delay @ V_{IN} , $V_{SD} = 0 \& 5 V$	t _{sd}	-	550	-	ns
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On @ V_{IN} = 0 & 5 V	DT	_	700	_	ns

TYPICAL CONNECTION



LEAD DEFINITIONS

Symbol	Lead Description
HIN1,2,3	Logic Inputs for High Side Gate Driver Outputs (HO1,2,3), Out of Phase
LIN1,2,3	Logic Inputs for Low Side Gate Driver Outputs (LO1,2,3), Out of Phase
FLT-CLR	Logic Inputs for Fault Clear
SD	Logic Input for Shut Down
FAULT	Indicates Over-current, Shut Down or Low Side Undervoltage Condition, Negative Logic
ITRIP	Input for Over-current Shut Down
VSS	Logic Ground
V _{B1,2,3}	High Side Floating Supplies
HO1,2,3	High Side Gate Drive Outputs
V _{S1,2,3}	High Side Floating Supply Returns
Vcc	Logic and Low Side Fixed Supply
LO1,2,3	Low Side Gate Drive Outputs
COM	Low Side Return



Figure 1. Input / Output Timing Diagram



Figure 3. Deadtime Waveform Definitions



Figure 2. Switching Time Waveform Definitions



Figure 4. Shutdown Waveform Definitions

Advance Information SELF-OSCILLATING HALF-BRIDGE DRIVER

The MPIC2151 is a high voltage, high speed, self-oscillating power MOSFET and IGBT driver with both high side and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The front-end features a programmable oscillator which is similar to the 555 timer. The output drivers feature a high pulse current buffer stage and an internal deadtime designed for minimum driver cross-conduction. Propagation delays for the two channels are matched to simplify use in 50% duty cycle applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration that operates off a high voltage rail from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Undervoltage Lockout
- Programmable Oscillator Frequency:

 $f = \frac{1}{1.4 \text{ (RT + 75\Omega) CT}}$

- Matched Propagation Delay for Both Channels
- Low Side Output In Phase with RT

PRODUCT SUMMARY

VOFFSET	600 V MAX
Duty Cycle	50%
VOUT	10 – 20 V
t _{r/f} (typical)	120 & 60 ns
Deadtime (typical)	1.2 μ s

This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1



MPIC2151

(TOP VIEW)

ORDERING INFORMATION

Device	Package
MPIC2151D	SOIC
MPIC2151P	PDIP



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating		Symbol	Min	Max	Unit
High Side Floating Supply Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Output Voltage RT Voltage CT Voltage		VB VS VHO VLO VRT VCT	-0.3 V _B -25 V _S -0.3 -0.3 -0.3 -0.3	625 V _B +0.3 V _B +0.3 V _{CC} +0.3 V _{CC} +0.3 V _{CC} +0.3	V _{DC}
Supply Current (Note 1) High Side Output Current Low Side Output Current RT Output Current		ICC IHO ILO IRT	_ -500 -500 -5.0	25 500 500 5.0	mADC
Allowable Offset Supply Voltage Transient		dV _S /dt	-	50	V/ns
*Package Power Dissipation @ $T_C \le +25^{\circ}C$	(8 Lead DIP) (8 Lead SOIC)	P _D -	-	1.0 0.625	Watt
Operating and Storage Temperature		T _j , T _{stg}	-55	150	°C
Thermal Resistance, Junction to Ambient	(8 Lead DIP) (8 Lead SOIC)	R _{θJA}	-	125 200	°C/W
Lead Temperature for Soldering Purposes, 10 seconds		ΤL	-	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions.

High Side Floating Supply Absolute Voltage	VB	V _S +10	VS+V _{clamp}	V
High Side Floating Supply Offset Voltage	VS	-	600	
High Side Floating Output Voltage	VHO	٧ _S	VB	
Low Side Output Voltage	VLO	0	VCC	
Supply Current (Note 1)	ICC	-	5.0	mA
Ambient Temperature	TA	-40	125	°C

Note 1: Because the MPIC2151 is designed specifically for off-line supply systems, this IC contains a zener clamp structure between the chip V_{CC} and COM which has a nominal breakdown voltage of 15.6 V. Therefore, the IC supply voltage is normally derived by forcing current into the supply lead (typically by means of a high value resistor connected between the chip V_{CC} and the rectified line voltage and a local decoupling capacitor from V_{CC} to COM) and allowing the internal zener clamp circuit to determine the nominal supply voltage. Therefore, this circuit should not be driven by a DC, low impedance power source of greater than V_{CLAMP} .

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
STATIC ELECTRICAL CHARACTERISTICS	·		•	•	
Supply Characteristics VBIAS (V_CC, V_BS) = 12 V, V_SS = COM and C_L = 1000 pF unless otherwise	specified.				
V _{CC} Supply Undervoltage Positive Going Threshold	VCCUV+	-	8.4	-	VDC
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	-	8.0	-	1
Quiescent V _{CC} Supply Current	IQCC	-	400	-	μΑ
V _{CC} Zener Shunt Clamp Voltage @ I _{OC} = 5 mA	VCLAMP	-	15.6	-	VDC
Floating Supply Characteristics					
Offset Supply Leakage Current @ $V_B = V_S = 600 V$	ILK	-	-	50	μA _{DC}
Quiescent VBS Supply Current	IQBS	-	10	-	1
Oscillator I/O Characteristics					
Oscillator Frequency @ RT = 35.7 K Ω , CT = 1 nF	fosc	-	20	-	kHz
Oscillator Frequency @ RT = 7.04 K Ω , CT = 1 nF	fosc	-	100	-]
CT Input Current	Іст	-	0.001	1.0	μΑ
CT Undervoltage Lockout @ 2.5 V < V _{CC} < V _{CCUV+}	VCTUV	-	0	-	mV
RT High Level Output Voltage, $V_{CC} - RT$ @ IRT = -100 μ A @ IRT = -1 mA	V _{RT+} V _{RT+}	-	20 200]
RT Low Level Output Voltage, V _{CC} + RT @ IRT = 100 μA @ IRT = 1 mA	V _{RT-} V _{RT-}	-	20 200]
RT Undervoltage Lockout, V _{CC} – RT @ 2.5 V < V _{CC} < V _{CCUV+}	VRTUV	-	0	-	1
2/3 V _{CC} Threshold	V _{CT+}	-	8.0	-	V _{DC}
1/3 V _{CC} Threshold	V _{CT} -	-	4.0	-	1
Output Characteristics	·		•	•	
High Level Output Voltage, V _{BIAS} –V _O @ I _O = 0 A	VOH	-	-	100	mV
Low Level Output Voltage, $V_O @ I_O = 0 A$	V _{OL}	-	-	100	
Dynamic Electrical Characteristics V_{BIAS} (V _{CC} , V _{BS}) = 12 V and C _L = 1000 pF unless otherwise specified. T _A	= 25°C.				
Turn–On Rise Time	tr	_	120	-	ns
Turn–Off Fall Time	tf	-	60	-]
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On	DT	_	1.2	-	μA

DC

50

_

_

%

RT Duty Cycle, f_{OSC} = 20 kHz



LEAD DEFINITIONS

Symbol	Lead Description
RT	Oscillator timing resistor input; a resistor is connected from RT to CT. RT is in phase with LO for normal IC operation.
СТ	Oscillator timing capacitor input; a capacitor is connected from CT to COM in order to program the oscillator frequency according to the following equation: $f = \frac{1}{1.4 (RT + 75\Omega) CT}$ where 75 Ω is the effective impedance of the R _T output stage.
VB	High Side Floating Supply
HO	High Side Gate Drive Output
VS	High Side Floating Supply Return
VCC	Logic and Low Side Fixed Supply
LO	Low Side Gate Drive Output
COM	Logic and Low Side Return



Figure 1. Input / Output Timing Diagram







Figure 3. Deadtime Waveform Definitions

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	1000	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	75 0.6 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, $I_L = 3.0$ Apk, L = 10 mH, $R_G = 25 \Omega$)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.67 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB1N100E
MTB1N100E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		,		- 71°		
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)		V(BR)DSS	1000	 1.251		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		V _{GS(th)}	2.0 —	 6.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	$(V_{GS} = 10 \text{ Vdc}, I_D = 0.5 \text{ Adc})$	R _{DS(on)}	—	6.7	9.0	Ohm
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 1.0 Adc) (I_D = 0.5 Adc, T _J = 125°C)	Vdc)	VDS(on)	_	4.86 —	9.0 10.5	Vdc
Forward Transconductance (V _{DS} = 1	5 Vdc, I _D = 0.5 Adc)	9FS	0.9	1.32	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	—	587	810	pF
Output Capacitance		C _{OSS}	_	59.6	120	1
Reverse Transfer Capacitance		C _{rss}	—	12.2	25	
SWITCHING CHARACTERISTICS (2)						
Turn–On Delay Time		t _{d(on)}	—	9.0	20	ns
Rise Time	$(V_{DD} = 500 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	t _r	—	12	25	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	28	50	1
Fall Time	-	t _f	—	34	70	1
Gate Charge		QT	—	14.6	20	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q ₁	—	2.8	—	-
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	6.8		
		Q ₃	—	5.2		1
SOURCE-DRAIN DIODE CHARACTE	RISTICS	1				
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.764 0.62	1.0	Vdc
Reverse Recovery Time		t _{rr}	—	655		ns
(See Figure 14)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	42		1
	$dl_S/dt = 100 \text{ A/}\mu\text{s})$	tb	—	613		1
Reverse Recovery Stored Charge		Q _{RR}	—	0.957		μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD	_	4.5		nH
Internal Source Inductance (Measured from the source lead 0.	25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTB1N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4
 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	400	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	2.0 1.5 6.0	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C ⁽¹⁾	PD	40 0.32 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 3.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	3.13 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





TMOS

MTB2N40E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

$ \begin{array}{ c c c c c c } \hline OFF CHARACTERISTICS \\ \hline Drain-to-Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 \mu AC) & V(BR)DSS & 400 & - & - & Vd (VGS = 0 Vdc, ID = 250 \mu AC) & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & 100 & ID SS & - & - & - & - & - & 100 & ID SS & - & - & - & - & - & - & 100 & ID SS & - & - & - & - & - & - & - & - & - $	Char	racteristic	Symbol	Min	Тур	Max	Unit
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	OFF CHARACTERISTICS		-				<u>I</u>
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Drain-to-Source Breakdown Voltag	le	V(BR)DSS				Vdc
$\begin{tabular}{ c c c c c c c c c c c c c $	$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$			400		—	
$ \begin{array}{ c c c c c } \hline \mbox{Zero Gate Voltage Drain Current} & I_{DSS} & - & - & - & 10 \\ (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc, T_{J} = 125^{\circ}{\rm C}) & I_{GSS} & - & - & 100 & nAc \\ \hline \mbox{On CHARACTERISTICS (1)} & & & & & & & \\ \hline \mbox{Gate Threshold Voltage} & V_{GS, Ib} = 250 \mu dc) & V_{DS} = 0) & I_{GSS} & - & - & 100 & nAc \\ \hline \mbox{On CHARACTERISTICS (1)} & & & & & & & & \\ \hline \mbox{Gate Threshold Voltage} & V_{GS, Ib} = 250 \mu dc) & & & & & & & & & & \\ \hline \mbox{Gate Threshold Voltage} & V_{GS, Ib} = 250 \mu dc) & & & & & & & & & & & & & & \\ \hline \mbox{Gate Threshold Voltage} & V_{GS, Ib} = 250 \mu dc) & & & & & & & & & & & & & & & & & & &$	Temperature Coefficient (Positive)			451		mV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Zero Gate Voltage Drain Current ($V_{DS} = 400 V dc V_{CS} = 0 V dc$)		IDSS	_	_	10	μAdc
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$			_	_	100	
ON CHARACTERISTICS (1) VGS(th) 2.0 3.2 4.0 Vd Gate Threshold Voltage (VDS = VGS, ID = 250 µAdc) Threshold Temperature Coefficient (Negative) VGS(th) 2.0 3.2 4.0 Vd Static Drain-to-Source On-Resistance (VGS = 10 Vdc, ID = 1.0 Adc) RDS(on) - 3.1 3.5 OH/ Drain-to-Source On-Voltage (VGS = 10 Vdc, ID = 2.0 Adc) VDS(on) - 7.3 8.4 Vd Forward Transconductance (VDS = 50 Vdc, ID = 1.0 Adc) gFS 0.5 1.0 - mhc DYNAMIC CHARACTERISTICS Input Capacitance (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) gFS 0.5 1.0 - mhc SWITCHING CHARACTERISTICS (2) (VDD = 200 Vdc, ID = 2.0 Adc, VGS = 10 Vdc, RG = 9.1 \Omega) Ciss - 7.3 16 ns Rise Time (VDD = 200 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) QT - 8.4 14 Turm-On Delay Time (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) QT - 8.6 12 nC Gate Charge (See Figure 8) (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) Q1	Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_	_	100	nAdc
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ON CHARACTERISTICS (1)		1		L		
$ \begin{array}{ c c c c c c } & 2.0 & 3.2 & 4.0 & Vd \\ \hline Threshold Temperature Coefficient (Negative) & - & 7.0 & - & Wd \\ \hline Threshold Temperature Coefficient (Negative) & - & 7.0 & - & Wd \\ \hline Threshold Temperature Coefficient (Negative) & - & 7.0 & - & Wd \\ \hline Static Drain-to-Source On-Resistance (V_{GS} = 10 Vdc, I_{D} = 1.0 Adc) & PDS(on) & - & 3.1 & 3.5 & Oh \\ \hline Drain-to-Source On-Voltage & VDS(on) & - & 7.3 & 8.4 \\ (V_{GS} = 10 Vdc, I_{D} = 2.0 Adc) & - & 7.4 & Vd \\ \hline Forward Transconductance (V_{DS} = 50 Vdc, I_{D} = 1.0 Adc) & gFS & 0.5 & 1.0 & - & Mh \\ \hline DYNAMIC CHARACTERISTICS & & & & & \\ \hline Input Capacitance & & & & & \\ \hline Input Capacitance & & & & & \\ \hline Output Capacitance & & & & & \\ \hline Transfer Capacitance & & & & & \\ \hline Turm-On Delay Time & & & & \\ \hline Rise Time & & & & & \\ \hline Turm-On Delay Time & & & & & \\ \hline Rise Time & & & & & \\ \hline Fail Time & & & & & \\ \hline Fail Time & & & & & \\ \hline Gate Charge & & & & & \\ \hline Gate Charge & & & & & \\ \hline (V_{DS} = 320 Vdc, I_{D} = 2.0 Adc, \\ & V_{GS} = 10 Vdc) & & & & \\ \hline V_{GS} = 10 Vdc & & & \\ \hline Qu_T & - & & & & \\ \hline Qu_T & - & & & & & \\ \hline Qu_T & - & & & & & \\ \hline Qu_T & - & & & & & \\ \hline Source-DRAIN DIODE CHARACTERISTICS & & & \\ \hline Forward On-Voltage (1) & & & & \\ \hline (V_{SS} = 2.0 Adc, V_{GS} = 0 Vdc) & & & & \\ \hline Forward On-Voltage (1) & & & & \\ \hline (V_{SS} = 2.0 Adc, V_{GS} = 0 Vdc) & & & \\ \hline Forward On-Voltage (1) & & & & \\ \hline U & & & & \\ \hline Turm-On Delay Fine & & & \\ \hline Forward On-Voltage (1) & & & \\ \hline Turm-On Delay Fine & & & \\ \hline Turm-On Delay Fine & & \\ \hline Forward On-Voltage (1) & & & \\ \hline U & & & \\ \hline Turm-On Delay Fine & & \\ \hline Turm-On Delay Fi$	Gate Threshold Voltage		VGS(th)				
$ \frac{1}{100 \text{ transportative constraints}}{ \begin{array}{ c c c c } \hline \text{Static Drain-to-Source On-Resistance (V_{GS} = 10 \text{Vdc}, \text{Ip} = 1.0 \text{Adc}) & R_{DS}(\text{on}) & - & 3.1 & 3.5 & \text{Ohm} \\ \hline \text{Drain-to-Source On-Voltage} & V_{DS}(\text{on}) & - & 7.3 & 8.4 & Vd \\ \hline \text{(V}_{GS} = 10 \text{Vdc}, \text{Ip} = 2.0 \text{Adc}) & V_{DS}(\text{on}) & - & 7.3 & 8.4 & - & - & - & 7.4 & Vd \\ \hline \text{(V}_{GS} = 10 \text{Vdc}, \text{Ip} = 1.0 \text{Adc}) & \text{grs} & 0.5 & 1.0 & - & \text{mho} \\ \hline \text{Porward Transconductance (V_{DS} = 50 \text{Vdc}, \text{Ip} = 1.0 \text{Adc}) & \text{grs} & 0.5 & 1.0 & - & \text{mho} \\ \hline \text{DYNAMIC CHARACTERISTICS} & & & & & & & & & & & & & & & & & & &$	$(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$	nt (Negative)		2.0	3.2	4.0	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Static Drain_to_Source On_Resista	n (Nogarito)	Rpo()		3.1	35	Ohm
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Drain to Source On Voltage		NDS(on)		0.1	0.0	Vda
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{GS} = 10 \text{ Vdc}, I_D = 2.0 \text{ Adc})$		VDS(on)	_	7.3	8.4	Vuc
$ \begin{array}{ c c c c c c c c } \hline Forward Transconductance (VDS = 50 Vdc, ID = 1.0 Adc) & gFS & 0.5 & 1.0 & & mhc \\ \hline \hline DYNAMIC CHARACTERISTICS \\ \hline \hline Dutput Capacitance & (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) & C_{iSS} & & 34 & 40 \\ \hline \hline Coss & & 34 & 40 \\ \hline \hline Coss & & 34 & 40 \\ \hline \hline C_{rSS} & & 7.3 & 10 \\ \hline \hline Transfer Capacitance & & & & \\ \hline Turn-On Delay Time & & & \\ \hline Rise Time & & & & \\ \hline Turn-Off Delay Time & & & & \\ \hline Fall Time & & & & \\ \hline Fall Time & & & & \\ \hline Gate Charge & & & & \\ \hline (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) & & & \\ \hline (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) & & \\ \hline QT & & 8.6 & 12 \\ \hline Q1 & & 2.6 & \\ \hline Q2 & & 3.2 & \\ \hline Q3 & & 5.0 & \\ \hline \\ \hline SOURCE-DRAIN DIODE CHARACTERISTICS & & \\ \hline Forward On-Voltage (1) & & \\ \hline (IS = 2.0 Adc, VGS = 0 Vdc) & & \\ \hline VSD & & & \\ \hline 0.88 & 1.2 \\ \hline Vdd \\ \hline \end{array}$	$(V_{GS} = 10 \text{ Vdc}, I_D = 1.0 \text{ Adc}, T_J$	= 125°C)		—	—	7.4	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Forward Transconductance (V _{DS} =	50 Vdc, I _D = 1.0 Adc)	9FS	0.5	1.0	—	mhos
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	DYNAMIC CHARACTERISTICS						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input Capacitance		C _{iss}	—	229	320	pF
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Output Capacitance	$(V_{DS} = 25 \text{ Vac}, V_{GS} = 0 \text{ Vac}, f = 1.0 \text{ MHz})$	C _{OSS}	—	34	40	
SWITCHING CHARACTERISTICS (2) Turn-On Delay Time (VDD = 200 Vdc, ID = 2.0 Adc, VGS = 0 Vdc, RG = 9.1 Q) td(on) - 8.0 16 ns Rise Time (VDD = 200 Vdc, ID = 2.0 Adc, VGS = 10 Vdc, RG = 9.1 Q) tr - 8.4 14 Turn-Off Delay Time (VDD = 200 Vdc, ID = 2.0 Adc, RG = 9.1 Q) tr - 8.4 14 Gate Charge (See Figure 8) (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 0.0 Adc, VGS = 10 Vdc) QT - 8.6 12 nc Gate Charge (See Figure 8) (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) Q1 - 2.6 - 0 Source-Drain Diode Characteristics (US = 2.0 Adc, VGS = 0 Vdc) VSD - 0.88 1.2	Transfer Capacitance	,	C _{rss}	—	7.3	10	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	SWITCHING CHARACTERISTICS (2	2)					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–On Delay Time		^t d(on)	—	8.0	16	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	t _r	—	8.4	14]
Fail Time tr - 11 20 Gate Charge (See Figure 8) $(V_{DS} = 320 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ Q_T - 8.6 12 nC Q_1 - 2.6 -	Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	12	26	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Fall Time		t _f	_	11	20	1
(See Figure 8) $(V_{DS} = 320 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ Q_1 2.6 Q_2 3.2 Q_3 5.0 SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (1) $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ VSD 0.88 1.2 Vde	Gate Charge		QT	—	8.6	12	nC
VGS = 10 Vdc) Q2 - 3.2 - Q3 - 5.0 - SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (1) (IS = 2.0 Adc, VGS = 0 Vdc.) VSD - 0.88 1.2	(See Figure 8)	(VDS = 320 Vdc, ID = 2.0 Adc,	Q ₁	—	2.6		1
Q3 $ 5.0$ $-$ SOURCE-DRAIN DIODE CHARACTERISTICSForward On-Voltage (1)(IS = 2.0 Adc, VGS = 0 Vdc.)VSD $ 0.88$ 1.2		$V_{GS} = 10 \text{ Vdc}$	Q ₂	_	3.2	—	
SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (1) (IS = 2.0 Adc, VGS = 0 Vdc.) VSD 0.88 1.2			Q ₃		5.0		1
Forward On-Voltage (1)(Is = 2.0 Adc, VGS = 0 Vdc)VSDVdd $(Is = 2.0 Adc, VGS = 0 Vdc)$ VSD 0.88 1.2	SOURCE-DRAIN DIODE CHARACT	ERISTICS	I	1	I		
	Forward On–Voltage (1)	$(l_{\rm C} = 2.0 \text{Adc} \text{Vec} = 0 \text{Vdc})$	V _{SD}				Vdc
$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.88	1.2	
Reverse Recovery Time t 156 no			+		156		
(See Figure 14)	(See Figure 14)		۲rr		150		
$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, $ $d_{I_{C}}/d_{t} = 100 \text{ A/us})$		$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_{O}/dt = 100 \text{ A/us})$	ta	_	99		
$\frac{t_b}{t_b} = 57 = 10070$		$aig/ai = 100 A/\mu s$	tb	_	57	_	
Reverse Recovery Stored Charge QRR — 0.89 — μ C	Reverse Recovery Stored Charge		QRR	—	0.89	—	μC
INTERNAL PACKAGE INDUCTANCE		E					
Internal Drain Inductance LD I How An Arrow And Arrow An	Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	4.5	_	nH
	Internal Source Inductance		10		-		nH
(Measured from the source lead 0.25" from package to source bond pad) - 7.5 -	(Measured from the source lead (0.25" from package to source bond pad)	-3		7.5		

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

8

6

4

2

0

V_{GS} = 10 V

100°C

1

25°C

-55°C



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

2

ID, DRAIN CURRENT (AMPS)

3

4



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

MTB2N40E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTB2N40E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

-			
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	600	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
$ \begin{array}{ c c c } \hline \text{Drain Current} & \text{Continuous} \\ & \text{Continuous} @ 100^{\circ}\text{C} \\ & \text{Single Pulse} (t_p \leq 10 \ \mu\text{s}) \end{array} $	I _D I _D IDM	2.0 1.3 7.0	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C ⁽¹⁾	PD	50 0.4 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, Peak I _L = 2.0 Apk, L = 95 mH, R _G = 25 Ω)	EAS	190	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	2.5 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TI	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB2N60E

D²PAK



MTB2N60E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	Characteristic		Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		600 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 480 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}$	J = 125°C)	IDSS			0.25 1.0	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficien	nt (Negative)	VGS(th)	2.0	3.1 8.5	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 1.0 Adc)	R _{DS(on)}	—	3.0	3.8	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_D = 2.0 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_D = 1.0 \ Adc, \ T_J \end{array}$	= 125°C)	VDS(on)			8.2 8.4	Vdc
Forward Transconductance ($V_{DS} = 50$ Vdc, $I_D = 1.0$ Adc)		9FS	1.0	-	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	435	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	100	—	1
Transfer Capacitance		C _{rss}	—	20	—	1
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	—	12	—	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t _r	—	21	—]
Turn–Off Delay Time	$R_{G} = 18 \Omega$	^t d(off)	—	30	—]
Fall Time		t _f	—	24	—	1
Gate Charge		QT	—	13	—	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 2.0 Adc,	Q ₁	—	2.0	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	6.0	—	1
		Q3	—	5.0	—	1
SOURCE-DRAIN DIODE CHARACT	TERISTICS				1	
Forward On–Voltage	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.0 0.9	1.6	Vdc
Reverse Recovery Time	(I _S = 2.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _{rr}	_	340	_	ns
INTERNAL PACKAGE INDUCTANC	E				•	
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	3.5	_	nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

MTB2N60E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7b. High Voltage Capacitance Variation

MTB2N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

150



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount P-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	2.0 1.6 6.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	75 0.6 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 4.0 Apk, L = 10 mH, R _G = 25 Ω)	EAS	80	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.67 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB2P50E

MTB2P50E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	500 —	 564		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.0 4.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.0 Adc)	R _{DS(on)}	—	4.5	6.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 2.0 \text{ Adc})$ ($I_D = 1.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	9.5 —	14.4 12.6	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 1.0 Adc)		9FS	1.5	2.9	_	mhos
DYNAMIC CHARACTERISTICS		1	I			1
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	_	845	1183	pF
Output Capacitance		C _{OSS}	_	100	140	
Reverse Transfer Capacitance	1 – 1.0 Wi 12)	C _{rss}	—	26	52	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	12	24	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	14	28	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	21	42	
Fall Time		t _f	—	19	38	
Gate Charge		QT	—	19	27	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 2.0 Adc,	Q ₁	—	3.7	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	7.9	—	
		Q ₃	—	9.9	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		2.3 1.85	3.5 —	Vdc
Reverse Recovery Time (See Figure 14)		t _{rr}	—	223	—	ns
	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	161	—]
	$dI_{S}/dt = 100 A/\mu s$	t _b	_	62	—	
Reverse Recovery Stored Charge		Q _{RR}	—	1.92	—	μC
INTERNAL PACKAGE INDUCTANC	:E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTB2P50E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)





Figure 7b. High Voltage Capacitance Variation

MTB2P50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA









Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	1000	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	ID ID IDM	3.0 2.4 9.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range		- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25 \text{ Vdc}$, $V_{GS} = 10 \text{ Vdc}$, $I_L = 7.0 \text{ Apk}$, L = 10 mH, $R_G = 25 \Omega$)	EAS	245	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB3N100E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				
Drain–Source Breakdown Voltage ($V_{GS} = 0 Vdc, I_D = 250 \mu Adc$) Temperature Coefficient (Positive)		V(BR)DSS	1000 —	 1.23		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 1000 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 1000 Vdc, V_{GS} = 0 Vdc, 7	「J = 125°C)	IDSS	_		10 100	μAdc
Gate-Body Leakage Current (VGS =	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	.)	VGS(th)	2.0 —	3.0 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	$(V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc})$	R _{DS(on)}	—	2.96	4.0	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 3.0 Adc) (I _D = 1.5 Adc, T _J = 125°C)	0 Vdc)	V _{DS(on)}		4.97 —	14.4 12.6	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 1.5 Adc)	9FS	2.0	3.56	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1316	1800	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	117	260	1
Reverse Transfer Capacitance		C _{rss}	—	26	75	1
SWITCHING CHARACTERISTICS (2))					
Turn–On Delay Time		^t d(on)	—	13	25	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	—	19	40]
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	42	90]
Fall Time		t _f	—	33	55]
Gate Charge		QT	—	32.5	45	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 3.0 Adc,	Q ₁	—	6.0	—	
	V _{GS} = 10 Vdc)	Q ₂	—	14.6	—	
		Q ₃	—	13.5	—	1
SOURCE-DRAIN DIODE CHARACTI	ERISTICS	•		-		-
Forward On–Voltage (1)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.794 0.63	1.1	Vdc
Reverse Recovery Time		t _{rr}	_	615	_	ns
(See Figure 14)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	104	—	1
	$dl_S/dt = 100 A/\mu s$	tb	—	511	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	2.92	—	μC
INTERNAL PACKAGE INDUCTANCE		•				
Internal Drain Inductance (Measured from the drain lead 0.2	5" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTB3N100E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTB3N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.



MTB3N120E

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery time Comparable to Discrete Fast Recovery Diode
- * See App. Note AN1327 Very Wide Input Voltage Range; Off-line Flyback Switching Power Supply

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	1200	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	1200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	3.0 2.2 11	Adc Apk
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$ Total Power Dissipation @ $T_A = 25^{\circ}C$ (1)	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 4.5 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	101	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

MTB3N120E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	1200 —	 1.28		Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 1200 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 1200 Vdc, V _{GS} = 0 Vdc)	Zero Gate Voltage Drain Current $(V_{DS} = 1200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 1200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$				10 100	μAdc
Gate–Body Leakage Current (VGS	$s = \pm 20$ Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)		-				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	/e)	V _{GS(th)}	2.0 —	3.0 7.1	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	ce (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	R _{DS(on)}	—	4.0	5.0	Ohm
Drain–Source On–Voltage (V _{GS} = (I _D = 3.0 Adc) (I _D = 1.5 Adc, T _J = 125°C)	10 Vdc)	VDS(on)			18.0 15.8	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_{D} = 1.5 Adc)		9FS	2.5	3.1	_	mhos
DYNAMIC CHARACTERISTICS		1	I		1	
Input Capacitance		C _{iss}		2130	2980	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	1710	2390	1
Reverse Transfer Capacitance]	C _{rss}	—	932	1860	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	_	13.6	30	ns
Rise Time	$(V_{DD} = 600 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	_	12.6	30	
Turn–Off Delay Time	$R_{\rm G} = 9.1 \ \Omega)$	^t d(off)	—	35.8	70	
Fall Time		t _f	—	20.7	40	
Gate Charge		QT	_	31	40	nC
	(V _{DS} = 600 Vdc, I _D = 3.0 Adc,	Q ₁	_	8.0	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	11	—	
		Q3	_	14	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD	_	0.80 0.65	1.0	Vdc
Reverse Recovery Time		t _{rr}	_	394	_	ns
	$(1 = 3.0 \text{ Adc}, V_{CS} = 0 \text{ Vdc},$	ta	_	118	_	1
	$dI_{S}/dt = 100 \text{ A/}\mu\text{s})$	tb	_	276	_	1
Reverse Recovery Stored Charge	1	Q _{RR}		2.11		μC
INTERNAL PACKAGE INDUCTANO). CE					•
Internal Drain Inductance (Measured from the drain lead 0	.25" from package to center of die)	LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	7.5	_	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics







Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature

MTB3N120E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7b. High Voltage Capacitance Variation

MTB3N120E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. The AC Input/Filter Circuit Section



Figure 16. The DC/DC Converter Circuit Section
Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	800	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	800	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	ID ID IDM	4.0 2.9 12	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	– 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 8.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	320	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value. REV 2



ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			L			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	800 —		_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{ T}$	'J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	R _{DS(on)}	_	1.95	3.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 4.0 \text{ Adc}))$ ($I_D = 2.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}		8.24 —	12 10	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 2.0 Adc)	9FS	2.0	4.3	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1320	2030	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	187	400	1
Reverse Transfer Capacitance		C _{rss}	—	72	160	1
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	_	13	30	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	t _r	_	36	90	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	40	80	
Fall Time		t _f	—	30	75	
Gate Charge		QT	—	36	80	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 4.0 Adc,	Q ₁	—	7.0	—]
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	16.5	—	1
		Q ₃	—	12	_	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.812 0.7	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	557	_	ns
(See Figure 14)	(I _S = 4.0 Adc, V _{GS} = 0 Vdc,	^t a	_	100	_	1
	dl _S /dt = 100 A/µs)	tb	_	457	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	2.33	_	μC
INTERNAL PACKAGE INDUCTANC	E					·
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTB4N80E

TYPICAL ELECTRICAL CHARACTERISTICS



Temperature

Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_G(AV)$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTB4N80E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4
 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	600	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	6.0 4.6 18	Adc Apk
Total Power Dissipation @ 25° C Derate above 25° C Total Power Dissipation @ T _A = 25° C ⁽¹⁾	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 9.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	405	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾	$\frac{R_{\theta JC}}{R_{\theta JA}}$	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TI	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB6N60E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	600 —	 689		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, 1$	「J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)		-		-	-	
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.0 7.1	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 3.0 Adc)	R _{DS(on)}	—	0.94	1.2	Ohms
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Voltage} \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 6.0 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 3.0 \mbox{ Adc}, \mbox{ T}_{J} \end{array}$	= 125°C)	VDS(on)	_	6.0 —	8.6 7.6	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 3.0 Adc)	9FS	2.0	5.5	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1498	2100	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	158	217	
Reverse Transfer Capacitance		C _{rss}	—	29	56	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$(V_{DS} = 300 \text{ Vdc}, I_{D} = 6.0 \text{ Adc},$	tr	_	19	40	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	40	80	
Fall Time		t _f	_	26	50	
Gate Charge		QT	—	35.5	50	nC
	(V _{DS} = 300 Vdc, I _D = 6.0 Adc,	Q ₁	—	8.1	—	
	V _{GS} = 10 Vdc)	Q ₂	—	14.1	—	
		Q ₃	—	15.8	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD		0.83 0.72	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	266	—	ns
	(I _S = 6.0 Adc, V _{GS} = 0 Vdc,	ta	—	166	—	
	$dI_S/dt = 100 \text{ Å/}\mu\text{s})$	tb	—	100	—	
Reverse Recovery Stored Charge		Q _{RR}		2.5		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTB6N60E

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7b. High Voltage Capacitance Variation

MTB6N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Advance Information **TMOS E-FET** ™ **High Energy Power FET D2PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p \leq 10 µs)	I _D I _D IDM	8.0 5.0 32	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, I _L = 8.0 Apk, L = 15.9 mH, R _G = 25 Ω)	EAS	510	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	1.0 40 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



CASE 418B-02, Style 2

D²PAK

TMOS

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	500 —	 500		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	「J = 125°C)	IDSS			250 1000	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	 5.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	R _{DS(on)}	—	0.6	0.8	Ohms
Drain–Source On–Voltage (V _{GS} = $(I_D = 8.0 \text{ Adc})$ ($I_D = 4.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)			7.2 6.4	Vdc
Forward Transconductance (V _{DS} =	= 50 Vdc, I _D = 4.0 Adc)	9FS	4.0		_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1200	1800	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	176	264	1
Reverse Transfer Capacitance		C _{rss}	—	72	108	1
SWITCHING CHARACTERISTICS (2)					-
Turn–On Delay Time		^t d(on)	—	25	50	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 8.0 \text{ Adc},$	tr	_	36	72	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	75	150	
Fall Time		t _f	_	30	60	
Gate Charge		QT		92	125	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 8.0 \text{ Adc},$	Q ₁	_	12	_	
	V _{GS} = 10 Vdc)	Q2	—	45	—	
		Q3	_	35	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.1 1.0	2.0 —	Vdc
Reverse Recovery Time		t _{rr}		420	_	ns
	$(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a		280	_	
	$dI_S/dt = 100 \text{ Å}/\mu s$)	t _b	_	140	_	
Reverse Recovery Stored Charge		Q _{RR}	_	4.4	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	250	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	9.0 5.7 32	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C ⁽¹⁾	PD	80 0.64 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, Peak I _L = 9.0 Apk, L = 3.0 mH, R _G = 25Ω)	E _{AS}	122	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.56 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB9N25E



TMOS

D

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	je)	V(BR)DSS	250 —		_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}$	'」= 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	nt (Negative)	VGS(th)	2.0 —	3.0 7.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	nce (V_{GS} = 10 Vdc, I_D = 4.5 Adc)	R _{DS(on)}	_	0.37	0.45	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_D = 9.0 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_D = 4.5 \ Adc, \ T_J \end{array}$	= 125°C)	VDS(on)		3.5 —	5.4 4.7	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 4.5 Adc)	9FS	3.0	5.2		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	783	1100	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	144	200]
Transfer Capacitance		C _{rss}	—	32	65]
SWITCHING CHARACTERISTICS (2	2)			-		
Turn–On Delay Time		^t d(on)	—	10	20	ns
Rise Time	$(V_{DD} = 125 \text{ Vdc}, I_D = 9.0 \text{ Adc},$	t _r	_	36	70	
Turn–Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	_	27	55	
Fall Time		t _f	_	26	50	
Gate Charge		QT	_	26	40	nC
(See Figure 8)	(V _{DS} = 200 Vdc, I _D = 9.0 Adc,	Q ₁	_	4.8		
	V _{GS} = 10 Vdc)	Q ₂	_	12.7	_]
		Q ₃	_	9.2	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.9 0.81	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	191		ns
(See Figure 14)	(I _S = 9.0 Adc, V _{GS} = 0 Vdc,	ta	_	126		1
	dl _S /dt = 100 A/µs)	tb	_	65		1
Reverse Recovery Stored Charge		Q _{RR}	_	1.387		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTB9N25E

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

1.2

1.0

0.8

0.6

0.4

0.2

0

0

V_{GS} = 10 V

3

6

TYPICAL ELECTRICAL CHARACTERISTICS





T_J = 100°C

25°C

-55°C

9

ID, DRAIN CURRENT (AMPS)

12

15

18







Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB9N25E





Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	400	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate-to-Source Voltage — Continuous	VGS	±20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D I _{DM}	10 6.0 40	Amps Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.00 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	– 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V _{GS} = 10 Vpk, I _L = 10 Apk, L = 10 mH, R _G = 25 Ω)		520	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.00 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





TMOS

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	:)	V(BR)DSS	400 —	 398		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc, T	- J = 125°C)	IDSS		_	0.1 1.0	μAdc
Gate–Body Leakage Current–Forw (V _{gsf} = 20 Vdc, V _{DS} = 0)	ard	IGSSF	_	_	100	nAdc
Gate–Body Leakage Current–Reve (V _{gsr} = 20 Vdc, V _{DS} = 0)	rse	IGSSR	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	2.8 6.3	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 5.0 Adc)	R _{DS(on)}	—	0.4	0.55	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 10 \text{ Adc})$ ($I_D = 5.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		5.61 —	6.6 5.5	Vdc
Forward Transconductance (VDS =	= 15 Vdc, I _D = 5.0 Adc)	9FS	4.0	—	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1570	2200	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	230	325	1
Reverse Transfer Capacitance		C _{rss}	_	55	110	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	25	50	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 10 \text{ Adc},$	t _r	—	37	75]
Turn-Off Delay Time	$R_{GS} = 10 \Omega$	^t d(off)	_	75	150	1
Fall Time		t _f	_	31	65	1
Gate Charge		QT	_	46	63	nC
(See Figure 8)	(V _{DS} = 320 Vdc, I _D = 10 Adc,	Q ₁	_	10	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	23	_	1
		Q3	_	—	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.9	2.0	Vdc
Reverse Recovery Time (See Figure 14)	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t _{rr}	_	250	_	ns
Reverse Recovery Stored Charge	$\sigma(S/\alpha) = 100 A/\mu S$	Q _{RR}	—	3000	—	nC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB10N40E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 14. Diode Reverse Recovery Waveform

3 $R_{\theta JA} = 50^{\circ}C/W$ Board material = 0.065 mil FR-4 2.5 PD, POWER DISSIPATION (WATTS) Mounted on the minimum recommended footprint Collector/Drain Pad Size ≈ 450 mils x 350 mils 2.0 1.5 1 0.5 0 50 125 25 75 100 150 TA, AMBIENT TEMPERATURE (°C)

Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS V[™] Power Field Effect Transistor D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

 On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
 Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETs

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET
- Surface Mount Package Available in 16 mm 13-inch/2500 Unit Tape & Reel,
- Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	15 8.7 45	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	55 0.37 3.0	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	– 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I _L = 15 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	113	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	2.73 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



TMOS POWER FET 15 AMPERES 60 VOLTS RDS(on) = 0.12 OHM

TMOSV

D



4-380

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	I	1	ı	II
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				_	-	_
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	2.7 5.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 7.5 Adc)	R _{DS(on)}	—	0.08	0.12	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 15 \text{ Adc})$ ($I_D = 7.5 \text{ Adc}, T_J = 150^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}	_	2.0	2.2 1.9	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 7.5 Adc)	9FS	4.0	6.2	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	469	660	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C _{OSS}	—	148	200	
Reverse Transfer Capacitance		C _{rss}	—	35	60	
SWITCHING CHARACTERISTICS (2)	•		•		
Turn-On Delay Time		^t d(on)	—	7.6	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 15 \text{ Adc},$	tr	—	51	100	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	18	40	
Fall Time		t _f	—	33	70	
Gate Charge		QT	—	14.4	20	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 15 Adc,	Q ₁	—	2.8	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q2	—	6.4	—	1
		Q ₃	—	6.1	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS		-	-		-
Forward On–Voltage (1)	$(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.05 0.9	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	59.3	—	ns
(See Figure 14)	(I _S = 15 Adc, V _{GS} = 0 Vdc,	ta	_	46		
	dlg/dt = 100 Å/µs)	tb		13.3		
Reverse Recovery Stored Charge		Q _{RR}		0.165		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

0.2

0.14

0.08

0.02

0

5

10

V_{GS} = 10 V

TYPICAL ELECTRICAL CHARACTERISTICS





TJ = 100°C



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

15

ID, DRAIN CURRENT (AMPS)

25°C

55°C

20

25

30



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB15N06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time ($t_{r,tf}$) do not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



t, TIME (s)
Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add –T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	250	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ T _C = 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	16 10 56	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	– 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, I _L = 16 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	384	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB16N25E

TMOS POWER FET 16 AMPERES 250 VOLTS RDS(on) = 0.25 OHM



TMOS

G (

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	I		I	
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	250 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20$ Vdc, $V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		V _{GS(th)}	2.0	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 8.0 Adc)		R _{DS(on)}	—	0.17	0.25	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 16 \text{ Adc})$ ($I_D = 8.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}		3.6 —	4.8 4.2	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 8.0 Adc)	9FS	3.0	7.0	_	mhos
DYNAMIC CHARACTERISTICS		1		1		1
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	_	1558	2180	pF
Output Capacitance		C _{OSS}	—	281	390	
Reverse Transfer Capacitance		C _{rss}	—	130	260	
SWITCHING CHARACTERISTICS (2)	•				
Turn-On Delay Time		td(on)	—	15	30	ns
Rise Time	$ (V_{DD} = 125 \; Vdc, \; I_D = 16 \; Adc, \\ V_GS = 10 \; Vdc, \\ R_G = 9.1 \; \Omega) $	tr	—	64	130	
Turn-Off Delay Time		^t d(off)	—	56	110	
Fall Time		tf	—	44	90	1
Gate Charge		QT	—	53.4	70	nC
(See Figure 8)	(V _{DS} = 200 Vdc, I _D = 16 Adc,	Q ₁	—	9.3	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	27.5	—	
		Q3	—	17.1	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.915 1.39	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	_	234	_	ns
(See Figure 14)	$(I_S = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, $ $dI_S/dt = 100 \text{ A}/\mu s)$	ta	—	170	—	1
		tb	—	64	—]
Reverse Recovery Stored Charge		Q _{RR}	—	2.165	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current $(I_{G(AV)})$ can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$

The capacitance (Ciss) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating td(on) and is read at a voltage corresponding to the on-state when calculating td(off).

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation
MTB16N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R θ JC).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	200	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	20 12 60	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





TMOS

Motorola TMOS Power MOSFET Transistor	Device Data

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)		V(BR)DSS	200 —	 263		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)					-	
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	ə)	V _{GS(th)}	2.0 —	— 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	$ (V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc}) $	R _{DS(on)}	—	0.12	0.16	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 20 Adc) (I _D = 10 Adc, T _J = 125°C)	0 Vdc)	VDS(on)			3.84 3.36	Vdc
Forward Transconductance (V _{DS} =	13 Vdc, I _D = 10 Adc)	9FS	8.0	11	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1880	2700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	378	535	1
Reverse Transfer Capacitance		C _{rss}	—	68	100	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	17	40	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	—	86	180	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	50	100	
Fall Time		t _f	—	60	120	
Gate Charge (See Figure 8)		QT	—	54	75	nC
	$(V_{DS} = 160 \text{ Vdc}, I_{D} = 20 \text{ Adc},$	Q ₁	—	12	—	
		Q ₂	—	24	_	
		Q ₃	—	22	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS	-	-			-
Forward On–Voltage (1)	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	VSD		1.0 0.82	1.35 —	Vdc
Reverse Recovery Time		t _{rr}	—	239		ns
(See Figure 14)	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	136	—	1
	$dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	tb	—	103	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	2.09		μC
INTERNAL PACKAGE INDUCTANCI	Ē					•
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	4.5		nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTB20N20E

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_{f} = Q_{2} \times R_{G}/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB20N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS V[™] Power Field Effect Transistor D2PAK for Surface Mount P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	V _{GS} V _{GSM}	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	23 15 81	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	90 0.60 3.0	Watts W/∘C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, PEAK I _L = 23 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	794	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.67 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	ΤL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



RDS(on) = 0.120 OHM

TMOSV



ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	Characteristic		Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	 60.5		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_J$	Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$				10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficien	nt (Negative)	V _{GS(th)}	2.0 —	2.8 5.3	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 11.5 Adc)	R _{DS(on)}		0.093	0.12	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-Source On-Voltage} \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 23 \mbox{ Adc}) \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 11.5 \mbox{ Adc}, \mbox{T}_{c} \end{array}$	J = 150°C)	VDS(on)		2.1 —	3.3 3.2	Vdc
Forward Transconductance (V _{DS} = 10.9 Vdc, I _D = 11.5 Adc)		9FS	5.0	11.5	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	1160	1620	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}		380	530	
Transfer Capacitance		C _{rss}	_	105	210	
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	_	13.8	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 23 \text{ Adc}, V_{CS} = 10 \text{ Vdc}.$	tr		98.3	200	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$)	^t d(off)		41	80	
Fall Time		tf		62	120	
Gate Charge		QT	—	38	50	nC
(See Figure o)	$(V_{DS} = 48 \text{ Vdc}, I_D = 23 \text{ Adc},$	Q ₁	—	7.0	—]
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	18	—	
		Q3	—	14	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	$(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V _{SD}	 	2.2 1.8	3.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	142	—	ns
	(I _S = 23 Adc, V _{GS} = 0 Vdc,	ta	—	100	—	
	$dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _b	_	41	_	
Reverse Recovery Stored Charge		Q _{RR}	_	0.804	_	μC
INTERNAL PACKAGE INDUCTANC	INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.2	n tab to center of die) 25" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB23P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS V[™] Power Field Effect Transistor D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

 On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETs

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	VDSS	60	Vdc			
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc			
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±15 ±20	Vdc Vpk			
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID IDM	30 20 105	Adc Apk			
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	90 0.6 3.0	Watts W/°C Watts			
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 175	°C			
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5 Vdc, PEAK I _L = 30 Apk, L = 0.3 mH, R _G = 25Ω)	EAS	154	mJ			
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	1.67 62.5 50	°C/W			
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	TI	260	°C			

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MTB30N06VI

Motorola Preferred Device

4-404

MTB30N06VL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1			1	
Drain–to–Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —	— 63		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)				-	-	
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.5 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V _{GS} = 5 Vdc, I_D = 15 Adc)	R _{DS(on)}	_	0.033	0.05	Ohms
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS}=5 \ Vdc, \ I_{D}=30 \ Adc) \\ (V_{GS}=5 \ Vdc, \ I_{D}=15 \ Adc, \ T_{J}=10 \ Adc) \end{array}$	150°C)	V _{DS(on)}	_	1.1	1.8 1.73	Vdc
Forward Transconductance (V _{DS} =	= 6.25 Vdc, I _D = 15 Adc)	9FS	13	21		Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1130	1580	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	360	500	1
Transfer Capacitance		C _{rss}	_	95	190	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		td(on)	—	14	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc},$	tr	—	260	520]
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	54	110	
Fall Time		tf	—	108	220	1
Gate Charge		QT	—	27	40	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 30 Adc,	Q ₁	—	5	—	1
	V _{GS} = 5 Vdc)	Q ₂	—	17	—	1
		Q ₃	—	15	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}	_	0.98 0.89	1.6	Vdc
Reverse Recovery Time		t _{rr}	—	86	—	ns
	(I _S = 30 Adc, V _{GS} = 0 Vdc,	ta	_	49	_	1
	dl _S /dt = 100 A/µs)	tb		37		1
Reverse Recovery Stored Charge		Q _{RR}	_	0.228	—	μC
INTERNAL PACKAGE INDUCTANO	E	·				<u> </u>
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS

Figure 5. On–Resistance Variation with Temperature

Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTB30N06VL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 14. Diode Reverse Recovery Waveform



Designer's™ Data Sheet TMOS VTM **Power Field Effect Transistor D2PAK for Surface Mount** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET
- Surface Mount Package Available in 16 mm 13-inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	30 19 105	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	125 0.83 3.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, PEAK I _L = 30 Apk, L = 1.0 mH, R _G = 25 Ω)	E _{AS}	450	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	1.2 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value





MTB30P06V

Motorola Preferred Device

60 VOLTS

4-410

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	62		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	ı = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	2.6 5.3	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 15 Adc)	R _{DS(on)}	_	0.067	0.08	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-Source On-Voltage} \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 30 \mbox{ Adc}) \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 15 \mbox{ Adc}, \mbox{T}_{J} \end{array}$	= 150°C)	VDS(on)		2.0 —	2.9 2.8	Vdc
Forward Transconductance (V _{DS} = 8.3 Vdc, I _D = 15 Adc)		9FS	5.0	7.9	_	Mhos
DYNAMIC CHARACTERISTICS				-		-
Input Capacitance		C _{iss}	_	1562	2190	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	_	524	730	
Transfer Capacitance		C _{rss}	_	154	310	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	_	14.7	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc}, V_{CS} = 10 \text{ Vdc}.$	tr	_	25.9	50	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	98	200	
Fall Time		t _f		52.4	100	
Gate Charge		QT		54	80	nC
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 30 \text{ Adc},$	Q ₁		9.0		
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	26	—	
		Q ₃	—	20		
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	VSD	_	2.3 1.9	3.0 —	Vdc
Reverse Recovery Time		t _{rr}		175		ns
	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		107		
	dl _S /dt = 100 A/µs)	tb		68		
Reverse Recovery Stored Charge		Q _{RR}	—	0.965	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw of (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTB30P06V

RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.12

0.1

0.08

0.06

0.04

0.02

0

0

 $V_{GS} = 10 V$

10

20







TJ = 100°C

25°C

-55°C

40

50







Figure 3. On–Resistance versus Drain Current and Temperature

30

ID, DRAIN CURRENT (AMPS)



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB30P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA









0.01

Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D IDM	33 20 99	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 33 Apk, L = 1.000 mH, R _G = 25 Ω)	EAS	545	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	тլ	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





TMOS

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)	V(BR)DSS	100 —	— 118		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = − 25°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	9)	V _{GS(th)}	2.0 —	— 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 16.5 Adc)	R _{DS(on)}	—	0.04	0.06	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 33 Adc) (I _D = 16.5 Adc, T _J = -25° C)	0 Vdc)	VDS(on)		1.6 —	2.4 2.1	Vdc
Forward Transconductance (V _{DS} =	8.0 Vdc, I _D = 16.5 Adc)	9FS	8.0		_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		1830	2500	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	678	1200]
Reverse Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	—	559	1100]
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	_	18	40	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 33 \text{ Adc},$	tr		164	330	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	48	100	1
Fall Time		t _f	—	83	170	1
Gate Charge (See Figure 8)		QT	_	52	110	nC
	$(V_{DS} = 80 \text{ Vdc}, I_{D} = 33 \text{ Adc},$	Q ₁	—	12	—	
	VGS = 10 VdC)	Q ₂	—	32	—	1
		Q3	—	24	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.0 0.98	2.0	Vdc
Reverse Recovery Time		t _{rr}	—	144	—	ns
(See Figure 14)	$(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	108	—	1
	dl _S /dt = 100 A/µs)	tb	—	36	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.93	—	μC
INTERNAL PACKAGE INDUCTANCI	Ξ	I			1	
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics







Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage



100

125

150

75

50

TJ, JUNCTION TEMPERATURE (°C)

Figure 5. On-Resistance Variation with

2.0

1.8

1.6

1.4

1.2

1.0

0.8

0.6

-50

RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) V_{GS} = 10 V

I_D = 16.5 A

-25

25

0

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB33N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. D²PAK Power Derating Curve

Product Preview HDTMOS E-FET ™ High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. 400 V Machine Model Level and 4000 V Human Body Model Level.

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive ($t_p \le 10 \text{ ms}$)	V _{GS} V _{GSM}	±15 ±20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	ID ID IDM	35 22.8 105	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	94 0.63 3.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	– 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{DS} = 60 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 35 Apk, L = 0.3 mH, R _G = 25Ω)	EAS	184	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.6 62.5 50	°C/W

Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



TMOS POWER FET 35 AMPERES 60 VOLTS RDS(on) = 26 mΩ



°C

260

ΤL

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Cpk \ge 3.0) (V _{GS} = 0 Vdc, I _D = 250 μ Adc) Temperature Coefficient (Positive)		V(BR)DSS	60 —	 52		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	Gate–Body Leakage Current ($V_{GS} = \pm 15 \text{ Vdc}, V_{DS} = 0$)			—	5.0	μAdc
ON CHARACTERISTICS (1)						
$ \begin{array}{ll} \mbox{Gate Threshold Voltage} & (\mbox{Cpk} \geq 3.0) \\ (\mbox{V}_{DS} = \mbox{V}_{GS}, \mbox{I}_{D} = 250 \ \mu \mbox{Adc}) \\ \mbox{Threshold Temperature Coefficient (Negative)} \end{array} $		VGS(th)	1.0 —	1.5 4.0	2.0 —	Vdc mV/°C
Static Drain–to–Source On–Resistance (Cpk ≥ 2.0) (V _{GS} = 5.0 Vdc, I _D = 11.5 Adc)		R _{DS(on)}	_	22	26	mΩ
Drain-to-Source On-Voltage (V _{GS} ($I_D = 23$ Adc) ($I_D = 11.5$ Adc, T _J = 125°C)	s = 5.0 Vdc)	VDS(on)	_	0.78 0.7	1.1 1.0	Vdc
Forward Transconductance (V _{DS} =	= 4.0 Vdc, I _D = 11.5 Adc)	9FS	10	12	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		1600		pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	560	_	
Transfer Capacitance	,	C _{rss}	_	140	—	
SWITCHING CHARACTERISTICS (2)			-		
Turn–On Delay Time		^t d(on)	_	40		ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 23 \text{ Adc},$	tr	_	250]
Turn–Off Delay Time	$R_G = 9.1 \Omega$	^t d(off)	_	130		1
Fall Time		t _f	_	170		1
Gate Charge	(V _{DS} = 48 Vdc, I _D = 23 Adc, V _{GS} = 5.0 Vdc)	QT	—	45		nC
(See Figure 8)		Q ₁	—	8.0	—	
		Q ₂		22	—	
		Q3		19	—	1
SOURCE-DRAIN DIODE CHARACT	TERISTICS			_		
Forward On–Voltage	$(I_{S} = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.92 0.81	1.1	Vdc
Reverse Recovery Time	(I _S = 23 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}		43		ns
		ta		24	—	1
		t _b		20	_	1
Reverse Recovery Stored Charge		Q _{RR}		0.055	—	μC
INTERNAL PACKAGE INDUCTANC	E	·				•
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	—	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet TMOS V[™] Power Field Effect Transistor D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

 On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETs

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

	1	i	
Rating	Symbol	Value	Unit
Drain-to-Source Voltage		60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 50 μs)	VGS VGSM	±20 ±25	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D ID IDM	32 22.6 112	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	90 0.6 3.0	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	– 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 32 Apk, L = 0.1 mH, R _G = 25Ω)		205	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.67 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds		260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MTB36N06V

Motorola Preferred Device

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1			1	
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	60 —	— 61		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)				-		_
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coefficient (Negative)		V _{GS(th)}	2.0 —	2.6 6.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	Static Drain–to–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 16 Adc)		—	0.034	0.04	Ohm
Drain-to-Source On-Voltage ($V_{GS} = 10 \text{ Vdc}, I_D = 32 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}, I_D = 16 \text{ Adc}, T_J = 150^{\circ}\text{C}$)		V _{DS(on)}	_	1.25 —	1.54 1.47	Vdc
Forward Transconductance (V _{DS} =	= 7.6 Vdc, I _D = 16 Adc)	9FS	5.0	7.83	—	mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	—	1220	1700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	—	337	470	
Reverse Transfer Capacitance		C _{rss}	_	74.8	150	
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 32 \text{ Adc},$	tr	—	138	270	
Turn–Off Delay Time	$V_{GS} = 10 V_{dC},$ $R_G = 9.1 \Omega)$	^t d(off)	—	54	100]
Fall Time		tf	—	91	180	1
Gate Charge	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 32 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	QT	—	39	50	nC
(See Figure 8)		Q ₁	—	7	—	-
		Q2	—	17	—	
		Q ₃	—	13	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V _{SD}		1.03 0.94	2.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	92	—	ns
	(I _S = 32 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	ta	—	64	—	1
		tb	—	28	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.332	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	_	3.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.
TYPICAL ELECTRICAL CHARACTERISTICS

72

 $V_{DS} \ge 10 \text{ V}$







 $T_{J} = 100^{\circ}C$

q







Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB36N06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA











Figure 14. Diode Reverse Recovery Waveform

3 R_{θJA} = 50°C/W Board material = 0.065 mil FR-4 Mounted on the minimum recommended footprint 2.5 PD, POWER DISSIPATION (WATTS) Collector/Drain Pad Size ≈ 450 mils x 350 mils 2.0 1.5 1 0.5 0 25 50 75 100 125 150 175 T_A, AMBIENT TEMPERATURE (°C)

Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet HDTMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount P-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	30	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	50 31 150	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C, when mounted with the minimum recommended pad size	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	– 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 50 Apk, L = 1.0 mH, R _G = 25 Ω)	E _{AS}	1250	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т∟	260	°C

GG

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



CASE 418B-02, Style 2 D²PAK

LOGIC LEVEL 50 AMPERES 30 VOLTS RDS(on) = 0.025 OHM

MTB50P03HDL

Motorola Preferred Device

TMOS POWER FET



4-430

MTB50P03HDL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Chara	Characteristic		Min	Тур	Max	Unit
OFF CHARACTERISTICS				1	1	
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	(C _{pk} ≥ 2.0) (3)	V _{(BR)DSS}	30 —	26		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} =$	125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = ±15 Vdc, V _{DS} = 0 Vdc)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	$(C_{pk} \geq 3.0) \ (3) \label{eq:cpk}$ (Negative)	V _{GS(th)}	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain–Source On–Resistance $(V_{GS} = 5.0 \text{ Vdc}, I_D = 25 \text{ Adc})$	$(C_{pk} \ge 3.0)$ (3)	R _{DS(on)}	_	20.9	25	mOhm
Drain–Source On–Voltage (V _{GS} = 5.0 (I_D = 50 Adc) (I_D = 25 Adc, T _J =125°C)	0 Vdc)	V _{DS(on)}		0.83	1.5 1.3	Vdc
Forward Transconductance $(V_{DS} = 5.0 \text{ Vdc}, I_D = 25 \text{ Adc})$		9FS	15	20	_	mhos
DYNAMIC CHARACTERISTICS					•	
Input Capacitance		C _{iss}	_	3500	4900	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	1550	2170	
Transfer Capacitance	- /	C _{rss}	—	550	770	
SWITCHING CHARACTERISTICS (2)					-	
Turn–On Delay Time		^t d(on)	—	22	30	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 50 \text{ Adc},$	tr	—	340	466	
Turn–Off Delay Time	$R_{G} = 2.3 \Omega$	^t d(off)	—	90	117	
Fall Time		tf	_	218	300]
Gate Charge		QT	_	74	100	nC
(See Figure 8)	(V _{DS} = 24 Vdc, I _D = 50 Adc,	Q ₁	_	13.6	—]
	$V_{GS} = 5.0 \text{ Vdc}$)	Q ₂	_	44.8	—	1
		Q ₃	_	35	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$(I_{S} = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		2.39 1.84	3.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	106	—	ns
(See Figure 15)	(I _S = 50 Adc, V _{GS} = 0 Vdc,	ta	—	58	—	
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	_	48	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.246	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD	_	3.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5		nH
(1) Pulse Test: Pulse Width \leq 300 µs, D (2) Switching characteristics are independent (3) Reflects typical values. $C_{pk} = \left \frac{Ma}{M} \right $	buty Cycle $\leq 2\%$. endent of operating junction temperature. ax limit – Typ					

$$b_{k} = \left| \frac{Max mm - Typ}{3 \times SIGMA} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB50P03HDL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

MTB50P03HDL

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

Figure 16. D²PAK Power Derating Curve

Product Preview **TMOS V™ Power Field Effect Transistor D2PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

 On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
 Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETs

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET
- Surface Mount Package Available in 16 mm 13-inch/2500 Unit
- Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	52 41 182	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	165 1.1 3.0	Watts W/°C Watts
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I _L = 52 Apk, L = 0.3 mH, R _G = 25 Ω)	E _{AS}	406	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	0.91 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOSV

D

MTB52N06V

Motorola Preferred Device



MTB52N06V

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	— TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{S}$	= 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 TBD	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I_D = 26 Adc)	R _{DS(on)}	—	0.019	0.022	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-Source On-Voltage \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 52 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 26 \mbox{ Adc}, \mbox{ T}_{J} \end{array}$	= 150°C)	VDS(on)	_		1.4 1.2	Vdc
Forward Transconductance (V _{DS} =	6.3 Vdc, I _D = 20 Adc)	9FS	17	25	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1700	2380	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	500	700	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	—	150	300	
SWITCHING CHARACTERISTICS (2)	•				
Turn–On Delay Time		^t d(on)	_	15	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 52 \text{ Adc},$	tr	_	130	260	
Turn-Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	—	68	140	
Fall Time		t _f	—	70	140	
Gate Charge		QT	—	70	80	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 52 Adc,	Q ₁	—	10		
	$V_{GS} = 10 \text{ Vdc})$	Q2	—	30		
		Q ₃	—	20	_	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.0 0.9	1.5 —	Vdc
Reverse Recovery Time		t _{rr}		90		ns
(See Figure 14)	$(I_S = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	80		
	dlg/dt = 100 A/µs)	tb		10		
Reverse Recovery Stored Charge		Q _{RR}		0.3		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Product Preview **TMOS V™ Power Field Effect Transistor D2PAK for Surface Mount** N. Channel Enhancement, Mode Silicon Cat

N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors ´

Features Common to TMOS V and TMOS E-FETs

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage		60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±15 ±25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p \leq 10 µs)	I _D I _D IDM	52 41 182	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	165 1.1 3.0	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5 Vdc, PEAK I _L = 52 Apk, L = 0.3 mH, R _G = 25Ω)	E _{AS}	406	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	0.91 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTB52N06VI

MTB52N06VL

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = .25 mAdc) Temperature Coefficient (Positive	ge :)	V(BR)DSS	60 —	— TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{S}$	= 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.5 TBD	2.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 5 Vdc, I_D = 26 Adc)	R _{DS(on)}	—	0.022	0.025	Ohm
Drain-to-Source On-Voltage (V _{GS} = 5 Vdc, I _D = 52 Adc) (V _{GS} = 5 Vdc, I _D = 26 Adc, T _J =	150°C)	V _{DS(on)}			1.5 1.3	Vdc
Forward Transconductance (VDS =	6.3 Vdc, I _D = 20 Adc)	9FS	17	30	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1600	2240	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	550	770	
Transfer Capacitance		C _{rss}	—	170	340	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	18	40	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 52 \text{ Adc},$	tr	—	370	740	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	90	180	
Fall Time		tf	—	170	340	
Gate Charge		QT	—	45	60	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 52 Adc,	Q ₁	—	12	—	
	$V_{GS} = 5 V_{dc}$	Q ₂	—	22	—	
		Q ₃	—	18	—	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage	$(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150 \text{ °C})$	V _{SD}		1.0 0.9	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	93		ns
	$(I_S = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	65		
	dl _S /dt = 100 A/µs)	tb	_	28		
Reverse Recovery Stored Charge		Q _{RR}	—	0.3		μC
INTERNAL PACKAGE INDUCTANC	E	•				
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Product Preview **TMOS E-FET** ™ **High Energy Power FET D2PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. 400 V Machine Model Level and 4000 V Human Body Model Level.

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	55 35.5 165	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	136 0.91 3.0	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	- 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{DS} = 60 Vdc, V_{GS} = 10 Vdc, Peak I _L = 55 Apk, L = 0.3 mH, R _G = 25 Ω)	E _{AS}	454	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	1.1 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



TMOS POWER FET 55 AMPERES 60 VOLTS RDS(on) = 16 mΩ



MTB55N06Z

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						1
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source Breakdown Voltage (Cpk \geq 2.0) \\ (V_{GS}=0 \ Vdc, \ I_{D}=250 \ \mu Adc) \\ \hline Temperature Coefficient (Positive) \end{array}$	ge e)	V _(BR) DSS	60 —	— 53	_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{S}$	= 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_		5.0	μAdc
ON CHARACTERISTICS (1)						
$ \begin{array}{ll} \mbox{Gate Threshold Voltage} & (C \\ (V_{DS} = V_{GS}, I_{D} = 250 \ \mu \mbox{Adc}) \\ \mbox{Threshold Temperature Coefficie} \end{array} $	pk≥2.0) nt (Negative)	VGS(th)	2.0 —	3.0 6.0	4.0	Vdc mV/°C
$ \begin{array}{l} \mbox{Static Drain-to-Source On-Resista} \\ (Cpk \geq 2.0) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 15 \mbox{ Adc}) \end{array} $	ance	R _{DS(on)}	_	14	16	mΩ
Drain-to-Source On-Voltage (V _{GS} ($I_D = 30$ Adc) ($I_D = 15$ Adc, $T_J = 125^{\circ}C$)	; = 10 Vdc)	VDS(on)		0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V _{DS} =	4.0 Vdc, I _D = 15 Adc)	9FS	12	15		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		1390	1950	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	520	730	
Transfer Capacitance	- , ,	C _{rss}	—	119	238]
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)		27	54	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc},$	tr	_	157	314]
Turn–Off Delay Time	$R_G = 9.1 \Omega$	^t d(off)	—	116	232	
Fall Time		t _f	_	126	252]
Gate Charge		QT	_	40	56	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 30 Adc,	Q ₁	_	7.0	—	
	V _{GS} = 10 Vdc)	Q ₂	—	18	—]
		Q3	—	15	—	1
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage	(I _S = 30 Adc, V _{GS} = 0 Vdc) (I _S = 30 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.93 0.82	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	57	—	ns
	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		32	_	1
	$dI_S/dt = 100 \text{ A}/\mu\text{s})$	t _b		25	_	1
Reverse Recovery Stored Charge		Q _{RR}		0.11	_	μC
INTERNAL PACKAGE INDUCTANC	E	·			·	·
Internal Drain Inductance (Measured from contact screw or (Measured from drain lead 0.25"	n tab to center of die) from package to center of die)	LD	_	3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet HDTMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4
 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive ($t_p \le 10 \text{ ms}$)	V _{GS} V _{GSM}	± 20 ± 30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	60 42.3 180	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 60 Apk, L = 0.3 mH, R _G = 25Ω)	E _{AS}	540	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When mounted with the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOS POWER FET 60 AMPERES 60 VOLTS RDS(on) = 0.014 OHM



ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Char	Characteristic		Min	Тур	Мах	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	(C _{pk} ≥ 2.0) (3)	V _(BR) DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J =$	125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0 Vdc)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	$(C_{pk} \geq 3.0) \ (3) \label{eq:cpk}$ (Negative)	VGS(th)	2.0	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 30 Adc)	$(C_{pk} \ge 3.0)$ (3)	R _{DS(on)}	_	0.011	0.014	Ohm
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 60 Adc) (I_D = 30 Adc, T _J =125°C)	Vdc)	V _{DS(on)}			1.0 0.9	Vdc
Forward Transconductance $(V_{DS} = 4.0 \text{ Vdc}, I_D = 30 \text{ Adc})$		9FS	15	20	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1950	2800	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	660	920	
Transfer Capacitance		C _{rss}	—	147	300	1
SWITCHING CHARACTERISTICS (2)						
Turn–On Delay Time		^t d(on)	—	14	26	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 60 \text{ Adc},$	tr	—	197	394	1
Turn–Off Delay Time	$R_{\rm G} = 9.1 \ \Omega$	^t d(off)	_	50	102	1
Fall Time		tf	_	124	246	1
Gate Charge		QT	—	51	71	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 60 Adc,	Q ₁	—	12	—	1
	$V_{GS} = 10 V dc)$	Q ₂	—	24	—	1
		Q ₃	—	21	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$(I_{S} = 60 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 60 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.99 0.89	1.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	60	—	ns
(See Figure 15)	(I _S = 60 Adc, V _{GS} = 0 Vdc,	ta	—	36	—	
	dl _S /dt = 100 A/µs)	tb	—	24	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.143	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5	—	nH
(1) Pulse Test: Pulse Width \leq 300 µs, D (2) Switching characteristics are independent of the set	Duty Cycle $\leq 2\%$. endent of operating junction temperature. ax limit – Typ					

$$_{\text{DK}} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \text{ x SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

À power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform



Figure 16. D²PAK Power Derating Curve

Advanced Information HDTMOS E-FET ™ High Density Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Ultra Low RDS(on), High–Cell Density, HDTMOS
- Short Heatsink Tab Manufactured Not sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	25	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	25	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	75 59 225	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	- 55	to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 75 Apk, L = 0.1 mH, R _G = 25Ω)	EAS	280	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

(1) When mounted with the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



Motorola Preferred Device

TMOS POWER FET LOGIC LEVEL 75 AMPERES 25 VOLTS RDS(on) = 9 mOHM



MTB75N03HDL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage $(C_{pk} \ge 2.0)$ (3) $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$		V _{(BR)DSS}	25	_	_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 25 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, T ₁ =	125°C)	IDSS			100 500	μAdc
Gate-Body Leakage Current (VGS =	$\pm 20 \text{ Vdc}, \text{ V}_{DS} = 0 \text{ V}$	lass		_	100	nAdc
ON CHARACTERISTICS (1)		000				
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)	(C _{pk} ≥ 3.0) (3)	V _{GS(th)}	1.0	1.5	2.0	Vdc mV/°C
Static Drain–Source On–Resistance $(V_{GS} = 5.0 \text{ Vdc}, I_D = 37.5 \text{ Adc})$	$(C_{pk} \ge 2.0)$ (3)	R _{DS(on)}		6.0	9.0	mΩ
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 75 Adc) (I_D = 37.5 Adc, T _J = 125°C)	Vdc)	V _{DS(on)}			0.68 0.6	Vdc
Forward Transconductance (V _{DS} = 3	Vdc, $I_D = 20$ Adc)	9FS	15	55	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	4025	5635	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	1353	1894	
Reverse Transfer Capacitance	,	C _{rss}	_	307	430	
SWITCHING CHARACTERISTICS (2)					-	
Turn–On Delay Time		^t d(on)		24	48	ns
Rise Time	$(V_{DS} = 15 \text{ Vdc}, I_{D} = 75 \text{ Adc},$	tr		493	986	
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vac},$ $R_{G} = 4.7 \Omega)$	^t d(off)	—	60	120	
Fall Time		t _f	—	149	300	
Gate Charge		QT		61	122	nC
	(V _{DS} = 24 Vdc, I _D = 75 Adc, V _{GS} = 5.0 Vdc)	Q ₁	—	14	28	
		Q ₂		33	66	1
		Q ₃	_	27	54	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$(I_S = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}		0.97 0.87	1.1	Vdc
Reverse Recovery Time		t _{rr}	_	58	_	ns
	(I _S = 75 Adc, dI _S /dt = 100 A/µs)	ta		27	_	
		tb	—	30	_	
Reverse Recovery Stored Charge		Q _{RR}		0.088	_	μC

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{\text{Max limit} - Typ}{3 \times \text{SIGMA}} \right|$

$$c = \frac{3 \times SIGMA}{3 \times SIGMA}$$

MTB75N03HDL

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB75N03HDL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

Figure 15. D²PAK Power Derating Curve

Designer's[™] Data Sheet HDTMOS E-FET [™] High Energy Power FET D2PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS	(T _C = 25° C unless otherwise noted)
-----------------	--

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	50	Volts
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	50	1
Gate-to-Source Voltage — Continuous	VGS	± 20	1
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D IDM	75 65 225	Amps
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C (minimum footprint, FR–4 board)	PD	125 1.0 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	Tj, T _{stg}	– 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 V, V _{GS} = 10 V, Peak I _L = 75 A, L = 0.177 mH, R _G = 25Ω)	E _{AS}	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (minimum footprint, FR-4 board)	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOS POWER FET 75 AMPERES 50 VOLTS RDS(on) = 9.5 mΩ



MTB75N05HD

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		II			1	1
Drain–to–Source Breakdown Voltage (V _{GS} = 0, I _D = 250 μAdc) Temperature Coefficient (Positive)	$(C_{pk} \ge 2)^{(2)}$	V _{(BR)DSS}	50 —	 54.9		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 50 V, V_{GS} = 0)$ $(V_{DS} = 50 V, V_{GS} = 0, T_J = 125^{\circ}C$)	IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient	$(C_{pk} \ge 1.5)^{(2)} \label{eq:constraint}$ (Negative)	VGS(th)	2.0		4.0	Vdc mV/°C
Static Drain–to–Source On–Resistan (V _{GS} = 10 Vdc, I _D = 20 Adc)	(C _{pk} \ge 3.0) ⁽²⁾	R _{DS(on)}	_	7.0	9.5	mΩ
Drain-to-Source On-Voltage (V _{GS} = $(I_D = 75 \text{ A})$ ($I_D = 20 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc) ⁽³⁾	V _{DS(on)}		0.63 —	 0.34	Vdc
Forward Transconductance ($V_{DS} = 1$	0 Vdc, I _D = 20 Adc)	9FS	15	—	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 V, V_{CS} = 0, (C_{Dk} > 2.0)(2)$	C _{iss}	—	2600	2900	pF
Output Capacitance	$f = 1.0 \text{ MHz}$ $(C_{pk} \ge 2.0)(2)$	C _{OSS}	—	1000	1100	
Transfer Capacitance	$(C_{pk} \ge 2.0)^{(2)}$	C _{rss}	—	230	275	
SWITCHING CHARACTERISTICS (4)						
Turn–On Delay Time		^t d(on)	—	15	30	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_D = 75 \text{ A},$	tr	—	170	340	
Turn–Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	—	70	140	
Fall Time		t _f	_	100	200	
Gate Charge		QT	—	71	100	nC
	$(V_{DS} = 40 \text{ V}, I_{D} = 75 \text{ A}, V_{GS} = 10 \text{ V})$	Q ₁	—	13	—	-
		Q ₂	—	33	—	
		Q ₃	—	26	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage		V _{SD}		0.97 0.80 0.68	 1.00 	Vdc
Reverse Recovery Time		t _{rr}	_	57	_	ns
	$(I_{S} = 37.5 \text{ A}, V_{GS} = 0,$	ta	_	40	—	
	$dI_S/dt = 100 \text{ A}/\mu\text{s}$	tb	_	17	—	
Reverse Recovery Stored Charge		Q _{RR}	_	0.17	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS		7.5	_	
(1) Pulse Test: Pulse Width \leq 300 µs, D	Duty Cycle \leq 2%.					

(2) Reflects Typical Values. C_{pk} = ABSOLUTE VALUE OF (SPEC – AVG) / 3 * SIGMA).
(3) For accurate measurements, good Kelvin contact required.

(4) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS(1)



⁽¹⁾Pulse Tests: Pulse Width \leq 250 µs, Duty Cycle \leq 2%.

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in a RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board-mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTB75N05HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high



Figure 10. Diode Forward Voltage versus Current

Variation Versus Gale Re

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 11. Reverse Recovery Time (trr)
SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 14. Thermal Response

MTB75N05HD



Figure 15. D²PAK Power Derating Curve

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor DPAK for Surface Mount** N–Channel Enhancement–Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13-inch/2500 • Unit Tape & Reel, Add -T4 Suffix to Part Number

MA

IAXIMUM RATINGS (T _C = 25°C unless otherwise noted)		
Rating	Symbol	Value
Drain-to-Source Voltage	V _{DSS}	500
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	500
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	±20 ±40
$ \begin{array}{lll} \mbox{Drain Current} & \mbox{ Continuous} & & \\ & \mbox{ Continuous } @ \ 100^{\circ}\mbox{C} & \\ & \mbox{ Single Pulse } (t_p \leq 10 \ \mbox{\mu s}) \end{array} $	I _D I _D I _{DM}	1.0 0.8 3.0
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	45
Thermal Resistance — Junction to Case	Raic	3.13

G C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

- Junction to Ambient, when mounted to minimum recommended pad size

Preferred devices are Motorola recommended choices for future use and best overall value.

Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds

Junction to Ambient



CASE 369A-13, Style 2 DPAK

Unit

Vdc

Vdc

Vdc Vpk

Adc

Apk

Watts W/°C

Watts

°C

mJ

°C/W

°C

100

71.4

260

MTD1N50E

Motorola Preferred Device

 $R_{\theta JA}$

R_{0JA}

ΤI

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		1	I	I
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	500 —	 480		Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc, T	ΓJ = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.2 6.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 0.5 Adc)	R _{DS(on)}	_	4.3	5.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 1.0 \text{ Adc})$ ($I_D = 0.5 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	4.5 —	6.0 5.3	Vdc
Forward Transconductance (V_{DS} = Vdc, I_{D} = 0.5 Adc)		9FS	0.5	0.9	—	mhos
DYNAMIC CHARACTERISTICS				-		
Input Capacitance		C _{iss}	_	215	315 pF	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	30.2	42]
Reverse Transfer Capacitance		C _{rss}	_	6.7	12	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	8.0	20	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	tr	_	9.0	10	1
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	14	30	1
Fall Time		t _f	_	17	30	1
Gate Charge		QT	_	7.4	9.0	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q1	_	1.6	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	3.8	_	1
		Q ₃		5.0	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage (1)	(I _S = 1.0 Adc, V _{GS} = 0 Vdc) (I _S = 1.0 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.81 0.68	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	141	_	ns
(See Figure 14)	(Is = 1.0 Adc. Vcs = 0 Vdc.	ta	_	82	_	1
	dl _S /dt = 100 A/µs)	tb		58.5	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.65	—	μC
INTERNAL PACKAGE INDUCTANC	:E					•
Internal Drain Inductance (Measured from contact screw of (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD	_	3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	—	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS)

10

8

6

4

2

0 L 0 $V_{GS} = 10 V$

0.4

TYPICAL ELECTRICAL CHARACTERISTICS





Tj = 100°C

25°C

-55°C

0.8



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

ID, DRAIN CURRENT (AMPS)

1.2

1.6

2.0



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage





Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)



The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7b. High Voltage Capacitance Variation

MTD1N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor DPAK for Surface Mount** N–Channel Enhancement–Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13-inch/2500 • Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (To = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	600	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25 Ω)	EAS	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

TMOS POWER FET 1.0 AMPERE 600 VOLTS $R_{DS(on)} = 8.0 \text{ OHM}$ TMOS CASE 369A-13, Style 2

D

MTD1N60E

Motorola Preferred Device

DPAK

REV 1

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	1			1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	600 —	 720		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	「J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	-	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.2 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 0.5 Adc)	R _{DS(on)}	—	5.9	8.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 1.0 \text{ Adc})$ ($I_D = 0.5 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}			9.6 8.4	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_{D} = 0.5 Adc)		9FS	0.5	0.8	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	224	224 310	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	27	40	
Reverse Transfer Capacitance		C _{rss}	_	6.0	10	
SWITCHING CHARACTERISTICS (2)					•
Turn–On Delay Time		td(on)	—	8.8	20	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_{D} = 1.0 \text{ Adc},$	tr	—	6.8	14	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	—	15	30	
Fall Time		tf	_	20	40	
Gate Charge		QT	_	7.1	11	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q1	_	1.7	_	
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	3.2		
		Q3	_	3.9	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS	1			L	
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.82 0.7	1.4	Vdc
Reverse Recovery Time		t _{rr}	_	464		ns
(See Figure 14)	(Is = 1.0 Adc. Vcs = 0 Vdc.	ta	_	36	_	
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	428	_	
Reverse Recovery Stored Charge		Q _{RR}	_	0.629	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				
Internal Drain Inductance (Measured from contact screw of (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	-	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

16

14

12

10

8

6

0

0

0.2

0.4

0.6

 $V_{GS} = 10 V$

TYPICAL ELECTRICAL CHARACTERISTICS





 $T_{I} = 100^{\circ}C$

25°C

-55°C

1

ID, DRAIN CURRENT (AMPS)

1.2 1.4

0.8



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

1.6

2

1.8



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)





Figure 7b. High Voltage Capacitance Variation

MTD1N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	800	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	800	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	48 0.38 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 2.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	20	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	2.6 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

GC

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD1N80E

Motorola Preferred Device

4-476

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.250 μAdc) Temperature Coefficient (Positive	ge	V(BR)DSS	800	 981		Vdc m\//°C
Zero Gate Voltage Drain Current $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_1 = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		IGSS		_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Temperature Coefficient (Negative	re)	V _{GS(th)}	2.0	3.3 6.3	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 0.5 Adc)	R _{DS(on)}		10.3	12	Ohm
$\label{eq:Drain-to-Source On-Voltage} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	= 125°C)	VDS(on)		11	14.4 12.6	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 0.5 Adc)	9FS	0.4	0.985	_	mhos
DYNAMIC CHARACTERISTICS					1	1
Input Capacitance		C _{iss}	_	297	420	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}		29	40	1
Reverse Transfer Capacitance		C _{rss}		6.0	10	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	_	9.0	20	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	tr	_	10	20	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	20	40	
Fall Time		t _f	_	27	55	
Gate Charge		QT	_	9.6	20	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 1.0 \text{ Adc},$	Q ₁	_	2.1	—	
	V _{GS} = 10 Vdc)	Q ₂	_	4.2	—	
		Q3	_	4.7	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.82 0.7	1.2 —	Vdc
Reverse Recovery Time		t _{rr}		317	—	ns
	(I _S = 1.0 Adc, V _{GS} = 0 Vdc,	^t a		56	—	1
	dl _S /dt = 100 A/µs)	t _b		261	—	1
Reverse Recovery Stored Charge		Q _{RR}		0.93	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

18

15

12

9

6

3

0

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTD1N80E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Product Preview **TMOS E-FET** ™ **High Energy Power FET** P-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- · Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	500	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–to–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu$ s)	VGS VGSM	±20 ±40	Vdc
$ \begin{array}{l} \mbox{Drain Current} &\mbox{Continuous @ }T_{C} = 25^{\circ}\mbox{C} \\ &\mbox{Continuous @ }T_{C} = 100^{\circ}\mbox{C} \\ &\mbox{Single Pulse (t}_{p} \leq 10\ \mbox{\mu s)} \end{array} $	I _D I _D I _{DM}	1.0 0.8 4.0	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _C = 25°C, when mounted to minimum recommended pad size	PD	50 0.4 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T, I < 150°C)	•	-	·

Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C	EAS	45	mJ
$(V_{DD} = 100 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, \text{ Peak II} = 3.0 \text{ Apk, L} = 10 \text{ mH, R}_{G} = 25 \Omega)$			

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _{θJC}	2.5	°C/W
— Junction to Ambient	R _{θJA}	100	
— Junction to Ambient (1)	R _{θJA}	71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	т∟	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD1P50E

Motorola Preferred Device









CASE 369A–13, Style 2 DPAK Surface Mount

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

(haracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I			I	I
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)		V(BR)DSS	500 —	 TBD		Vdc V/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		IDSS		_	10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	-	—	100	nAdc
ON CHARACTERISTICS*		•	•	•		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mAdc Threshold Temperature Coeffi) cient (Negative)	VGS(th)	2.0	3.1 TBD	4.0	Vdc mV/°C
Static Drain-to-Source On-Res	istance (V_{GS} = 10 Vdc, I_D = 0.5 Adc)	R _{DS(on)}	-	12	15	Ohms
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc) (I _D = 1.0 Adc) (I _D = 0.5 Adc, T _J = 125°C)		V _{DS(on)}		_	18 15.8	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_{D} = 0.5 Adc)		9FS	0.4	0.6		mhos
DYNAMIC CHARACTERISTICS		I				
Input Capacitance		C _{iss}	-	TBD	TBD	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	-	TBD	TBD	1
Transfer Capacitance		C _{rss}	-	TBD	TBD	1
SWITCHING CHARACTERISTIC	S*	•	•	•	•	
Turn–On Delay Time		^t d(on)	-	TBD	TBD	ns
Rise Time	$(V_{DS} = 250 \text{ Vdc}, I_{D} = 1.0 \text{ Adc},$	tr	-	TBD	TBD	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	-	TBD	TBD	
Fall Time		tf	-	TBD	TBD	
Gate Charge		QT	-	TBD	TBD	nC
	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q ₁	-	TBD	-]
	$V_{GS} = 10 V dc)$	Q ₂	-	TBD	-	1
		Q3	-	TBD	-	1
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On–Voltage	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		2.0 TBD	3.5	Vdc
Reverse Recovery Time		t _{rr}	-	TBD	-	ns
	(I _S = 1.0 Adc,	t _a	-	TBD	-]
	dls/dt = 100 A/µs)	th		TBD		1

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

Reverse Recovery Stored Charge

μC

TBD

 Q_{RR}

Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET DPAK for Surface Mount

N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche and switch efficiently. This new high energy device also offers a drain-to-soure diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add –T4 Suffix to Part Number
- Replaces MTD1N40E

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	400	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous @ T _C = 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	2.0 1.5 6.0	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _C = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤI	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

400 VOLTS

RDS(on) = 3.5 OHM

MTD2N40E

Motorola Preferred Device







CASE 369A–13, Style 2 DPAK

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	400 —	 451		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc, T	Zero Gate Voltage Drain Current $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$				10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						_
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.2 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.0 Adc)	R _{DS(on)}	—	3.1	3.5	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 2.0 \text{ Adc})$ ($I_D = 1.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		7.3 —	8.4 7.4	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 1.0 Adc)		9FS	0.5	1.0	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	229	320	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	34	40	
Reverse Transfer Capacitance		C _{rss}	—	7.3	10	1
SWITCHING CHARACTERISTICS (2)				-	-
Turn–On Delay Time		^t d(on)	_	8.0	16	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	_	8.4	14	
Turn–Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	—	12	26	
Fall Time		t _f	_	11	20	
Gate Charge		QT		8.6	12	nC
	$(V_{DS} = 320 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	Q ₁	_	2.6	—	
	V _{GS} = 10 Vdc)	Q ₂	_	3.2	—	
		Q3	_	5.0	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD		0.88 0.76	1.2 —	Vdc
Reverse Recovery Time		t _{rr}	—	156	—	ns
	(I _S = 2.0 Adc, V _{GS} = 0 Vdc,	t _a	_	99	—	1
	$dI_S/dt = 100 \text{ \AA}/\mu s$)	t _b	—	57	—	
Reverse Recovery Stored Charge		Q _{RR}		0.89	_	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$



Figure 7a. Capacitance Variation

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7b. High Voltage Capacitance Variation

MTD2N40E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS





SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number
- Replaces MTD2N50

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

-			
Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 M\Omega$)	V _{DGR}	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	2.0 1.5 6.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 75 Vdc, V _{GS} = 10 Vdc, I _L = 2.0 Apk, L = 50 mH, R _G = 25Ω)	E _{AS}	100	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOS POWER FET

2.0 AMPERES

500 VOLTS

 $R_{DS(on)} = 3.6 \text{ OHM}$





CASE 369A–13, Style 2 DPAK

REV 1

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	500 —	 562		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			0.1 1.0	μAdc
Gate–Body Leakage Current (VGS	$t = \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Negative)		VGS(th)	2.0	 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 1.0 Adc)		R _{DS(on)}	—	2.7	3.6	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 2.0 Adc) (I _D = 1.0 Adc, T _J = 125°C)		VDS(on)		6.0	8.64 6.48	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 1.0 Adc)	9FS	1.2	1.6	—	mhos
DYNAMIC CHARACTERISTICS						-
Input Capacitance		C _{iss}	_	323	450	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	45	63	
Reverse Transfer Capacitance	,	C _{rss}	—	9.0	20	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	_	8.0	20	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t _r	_	6.0	20	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	16	30	
Fall Time		t _f	—	10	20	
Gate Charge (See Figure 8)		QT	_	11	15	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	Q ₁	—	2.0	—	
	VGS = 10 VdC)	Q ₂	—	5.4	—	
		Q ₃	—	5.1	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					-
Forward On–Voltage (1)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.8 0.69	1.6	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 2.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	—	334	—	ns
		ta	—	62	—	1
		tb	—	272	—	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	0.99	—	μC
INTERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS		7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. (2) Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

8

7

6 5

4

3 2

0

0

0.4 0.8

V_{GS} = 10 V

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Variation

MTD2N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

igure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor DPAK for Surface Mount** N–Channel Enhancement–Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

TMOS

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- · Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13-inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	250	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	3.0 2.0 9.0	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value



MTD3N25E





CASE 369A-13, Style 2 DPAK

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•		
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positiv	e)	V(BR)DSS	250 —			Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 250 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 250 Vdc, V_{GS} = 0 Vdc,	T _J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)			-			
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negati	ve)	VGS(th)	2.0 —	 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 1.5 Adc)		R _{DS(on)}	—	1.1	1.4	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 3.0 \text{ Adc})$ ($I_D = 1.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)			5.04 4.41	Vdc
Forward Transconductance (VDS	= 15 Vdc, I _D = 1.5 Adc)	9FS	1.0	1.8	—	mhos
DYNAMIC CHARACTERISTICS		I	I	1	I	I
Input Capacitance		C _{iss}	_	307	430	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	_	57	75	
Reverse Transfer Capacitance		C _{rss}	_	14	25	1
SWITCHING CHARACTERISTICS	(2)		•	•		-
Turn–On Delay Time		^t d(on)	_	7.0	15	ns
Rise Time	$(V_{DD} = 125 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	—	5.0	15	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 4.7 \Omega$	^t d(off)	_	15	30	1
Fall Time	1	tf	_	6.0	15	1
Gate Charge (See Figure 8)	(V _{DS} = 200 Vdc, I _D = 3.0 Adc, V _{GS} = 10 Vdc)	QT	—	9.8	15	nC
		Q ₁	—	2.1	—	
		Q ₂	—	4.2	—	
		Q3	—	3.8	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.9 0.728	1.6	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 3.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	—	153	—	ns
		ta	—	64	_	1
		tb	_	89	_	
Reverse Recovery Stored Charge]	Q _{RR}	_	0.51	_	μC
INTERNAL PACKAGE INDUCTAN	CE					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	—	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.
MTD3N25E

TYPICAL ELECTRICAL CHARACTERISTICS



Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD3N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Ttotal Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add –T4 Suffix to Part Number





Motorola Preferred Device

TMOS POWER FET 4.0 AMPERES 200 VOLTS RDS(on) = 1.2 OHM



CASE 369A–13, Style 2 DPAK

MAXIMUM RATINGS	(T _C = 25°C unless	otherwise noted)
-----------------	-------------------------------	------------------

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	200	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	200	Vdc
Gate–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	4.0 2.6 12	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, I _L = 4.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	80	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1			1	
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	200 —	 263		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	R _{DS(on)}	—	0.98	1.2	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 4.0 \text{ Adc})$ ($I_D = 2.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		3.5 —	5.8 5.0	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 2.0 Adc)	9FS	1.5	2.1	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	311	430	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	66	80	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	11	20	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	10	17	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	tr	—	4.0	26	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	15	29	
Fall Time		t _f	—	6.0	18	
Gate Charge		QT	_	9.2	14	nC
(See Figure 8)	(V _{DS} = 160 Vdc, I _D = 4.0 Adc,	Q ₁	—	2.4	—	
	V _{GS} = 10 Vdc)	Q2	—	4.1	—	
		Q3	—	5.6	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD		0.92 0.82	_	Vdc
Reverse Recovery Time		t _{rr}	—	123	—	ns
(See Figure 14)	(I _S = 4.0 Adc, V _{GS} = 0 Vdc,	ta	_	82	—	
	dl _S /dt = 100 A/µs)	tb	_	41	—	
Reverse Recovery Stored Charge		Q _{RR}	_	0.58	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTD4N20E

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0

0

V_{GS} = 10 V

1

2

3

TYPICAL ELECTRICAL CHARACTERISTICS





T_J = 100°C

25°C

- 55°C

4

ID, DRAIN CURRENT (AMPS)







Figure 3. On–Resistance versus Drain Current and Temperature

5

6

7

8



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_{f} = Q_{2} \times R_{G}/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTD4N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Safe Operating Area

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add – T4 Suffix to Part Number





MTD5N25E

TMOS POWER FET 5.0 AMPERES 250 VOLTS RDS(on) = 1.0 OHM



CASE 369A–13, Style 2 DPAK

	MAXIMUM RATINGS	$(T_{C} = 25^{\circ}C \text{ unless otherwise noted})$
--	-----------------	--

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	250	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	5.0 3.2 15	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	50 0.4 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 80 Vdc, V_{GS} = 10 Vdc, I _L = 7.5 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	84	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	2.50 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design. Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	250 —	 326		Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 250 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 250 Vdc, V _{GS} = 0 Vdc, T	ΓJ = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 20 Vdc, V _{DS} = 0)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.0 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I_D = 2.5 Adc)	R _{DS(on)}	—	0.81	1.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 5.0 \text{ Adc})$ ($I_D = 2.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	3.4 —	6.0 5.3	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 2.5 Adc)	9FS	1.5	2.6	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	369	520	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	66	90	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	14	30	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	9	10	ns
Rise Time	$(V_{DD} = 125 \text{ Vdc}, I_D = 5.0 \text{ Adc},$	tr	_	18	40	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	21	40	
Fall Time		t _f	_	18	40	
Gate Charge		QT	—	13.2	15	nC
(See Figure 8)	$(V_{DS} = 200 \text{ Vdc}, I_{D} = 5.0 \text{ Adc},$	Q ₁	_	2.9	_	
	V _{GS} = 10 Vdc)	Q ₂	_	6.2	_	
		Q3	—	5.9	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 5.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 5.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.93 0.82	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	147	_	ns
(See Figure 14)	(I _S = 5.0 Adc, V _{GS} = 0 Vdc,	ta	—	100	—	
	$dI_S/dt = 100 \text{ Å}/\mu s$)	tb	—	47	—	
Reverse Recovery Stored Charge		Q _{RR}		0.847		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTD5N25E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_G(AV)$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(On)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD5N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (TC) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (tr,tf) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R0JC).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS V**[™] **Power Field Effect Transistor DPAK for Surface Mount** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add –T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	5 4 18	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	40 0.27 2.1	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, PEAK I _L = 5 Apk, L = 10 mH, R _G = 25 Ω)	EAS	125	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	3.75 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





MTD5P06V

Motorola Preferred Device

CASE 369A–13, Style 2 DPAK Surface Mount

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	2.8 4.7	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistance	e (V _{GS} = 10 Vdc, I _D = 2.5 Adc)	R _{DS(on)}	—	0.34	0.45	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc, I _D = 5 Adc) (V _{GS} = 10 Vdc, I _D = 2.5 Adc, T _J	= 150°C)	VDS(on)			2.7 2.6	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 2.5 Adc)		9FS	1.5	3.6	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	367	510	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	140	200]
Transfer Capacitance		C _{rss}	_	29	60	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		td(on)	—	11	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 5 \text{ Adc},$	tr	—	26	50	1
Turn-Off Delay Time	$R_{\rm G} = 9.1 \Omega$	^t d(off)	—	17	30	1
Fall Time		t _f	_	19	40	1
Gate Charge		QT	_	12	20	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 5 Adc,	Q ₁	_	3.0	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	5.0	_	
		Q ₃	_	5.0	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	•		•		•
Forward On–Voltage	(I _S = 5 Adc, V _{GS} = 0 Vdc) (I _S = 5 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}	_	1.72 1.34	3.5 —	Vdc
Reverse Recovery Time		t _{rr}		97	_	ns
	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}.$	ta	—	73	—	1
	$dI_{S}/dt = 100 A/\mu s$)	tb	—	24	—	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	0.42	—	μC
INTERNAL PACKAGE INDUCTANO	; E					•
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTD5P06V

TYPICAL ELECTRICAL CHARACTERISTICS











Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD5P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number
- Replaces MTD5N10

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	6.0 4.5 18	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 6.0 Apk, L = 3.0 mH, R _G =25 Ω)	E _{AS}	50	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



D

GC



MTD6N10E

Motorola Preferred Device

CASE 369A–13, Style 2 DPAK

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	100			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	ΓJ = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)		-		-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.2 4.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 3.0 Adc)	R _{DS(on)}	—	0.29	0.4	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 6.0 \text{ Adc})$ ($I_D = 3.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	1.75 —	2.9 2.5	Vdc
Forward Transconductance (V _{DS} =	= 13 Vdc, I _D = 3.0 Adc)	9FS	1.5	2.4		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	310	420	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	120	210	1
Reverse Transfer Capacitance		C _{rss}	—	25	50	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	8.0	15	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	tr	_	31	49	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	13	31	
Fall Time		t _f	—	12	27	
Gate Charge		QT	—	10	14	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 6.0 Adc,	Q ₁	—	3.3	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	4.3	—	1
		Q ₃	—	5.5	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD		0.98 0.9	2.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	86.7	—	ns
(See Figure 14)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		64	—	
	$dI_S/dt = 100 \ \bar{A}/\mu s$)	tb		22.7		
Reverse Recovery Stored Charge		Q _{RR}	_	0.327	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD6N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low R_{DS(on)} 0.3 Ω Max
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement VGS(th) = 4.0 V Max
- Surface Mount Package on 16 mm Tape





R_{0JA}

R_{0JA}



MTD6N15

TMOS POWER FET

6.0 AMPERES

150 VOLTS R_{DS(on)} = 0.3 OHM

CASE 369A-13, Style 2 DPAK (TO-252)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	150	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	150	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive ($t_p \le 50 \ \mu s$)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D I _{DM}	6.0 20	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	20 0.16	Watts W/°C
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD	1.25 0.01	Watts W/°C
Total Power Dissipation @ $T_A = 25^{\circ}C$ (1) Derate above 25°C	PD	1.75 0.014	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C
THERMAL CHARACTERISTICS			-
Thermal Resistance — Junction to Case	Reic	6.25	°C/W

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Junction to Ambient

- Junction to Ambient (1)

Characteristic	Symbol	Min	Мах	Unit
OFF CHARACTERISTICS	-	-		-
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc)	V(BR)DSS	150	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS} , V_{GS} = 0 Vdc) T_J = 125°C	IDSS		10 100	μAdc

(1) These ratings are applicable when surface mounted on the minimum pad size recommended.

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

100

71.4

ELECTRICAL CHARACTERISTICS — continued ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Мах	Unit
OFF CHARACTERISTICS — continue	d	•	•		•
Gate–Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		IGSSF	—	100	nAdc
Gate–Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		IGSSR	_	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1.0 mAdc) T _J = 100°C		VGS(th)	2.0 1.5	4.5 4.0	Vdc
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 3.0 Adc)	R _{DS(on)}	—	0.3	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 6.0 Adc) (I _D = 3.0 Adc, T _J = 100°C)		VDS(on)		1.8 1.5	Vdc
Forward Transconductance (V _{DS} = 15	5 Vdc, I _D = 3.0 Adc)	9FS	2.5	_	mhos
DYNAMIC CHARACTERISTICS			•		
Input Capacitance	$(V_{DS} = 25 Vdc, V_{CS} = 0 Vdc)$	C _{iss}	—	1200	pF
Output Capacitance	f = 1.0 MHz) See Figure 11	C _{OSS}	—	500	1
Reverse Transfer Capacitance		C _{rss}	—	120	1
SWITCHING CHARACTERISTICS* $(T_J$	= 100°C)				-
Turn–On Delay Time		^t d(on)	—	50	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, \text{ ID} = 3.0 \text{ Adc}, R_{G} = 50 \Omega)$ See Figures 13 and 14	t _r	-	180]
Turn–Off Delay Time		^t d(off)	-	200]
Fall Time		t _f	-	100]
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 Vdc) See Figure 12	Qg	15 (Typ)	30	nC
Gate–Source Charge		Q _{gs}	8.0 (Typ)	—]
Gate-Drain Charge		Q _{gd}	7.0 (Typ)	—	1
SOURCE-DRAIN DIODE CHARACTER	RISTICS*				
Forward On–Voltage	(I _S = 6.0 Adc, di/dt = 25 A/μs V _{GS} = 0 Vdc,)	V _{SD}	1.3 (Typ)	2.0	Vdc
Forward Turn–On Time		ton	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	325 (Typ)		ns

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.



Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA



Figure 8. Maximum Rated Forward Biased Safe Operating Area



Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn– on and turn–off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$



MTD6N15



RESISTIVE SWITCHING



Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms

PULSE WIDTH

^td(off)

90%

tf

90%

90%

50%

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add –T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating		Value	Unit
Drain-to-Source Voltage		200	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)		200	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)		± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	6.0 3.8 18	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size		50 0.4 1.75	Watts W/°C Watts
Operating and Storage Temperature Range		-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, I _L = 6.0 Apk, L = 3.0 mH, R _G = 25Ω)		54	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	2.50 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds		260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD6N20E

MTD6N20E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					-	-
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	200 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		V _{GS(th)}	2.0 —	3.0 7.1	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 3.0 Adc)		R _{DS(on)}	—	0.46	0.700	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 6.0 Adc) (I _D = 3.0 Adc, T _J = 125°C)		VDS(on)		2.9 —	5.0 4.4	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 3.0 Adc)	9FS	1.5		_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	342	480	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	92	130	
Reverse Transfer Capacitance	T = 1.0 MHZ)	C _{rss}	_	27	55	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	8.8	17.6	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	tr	—	29	58	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	22	44	1
Fall Time		t _f	_	20	40.8	
Gate Charge	(V _{DS} = 160 Vdc, I _D = 6.0 Adc, V _{GS} = 10 Vdc)	QT	—	13.7	21	nC
(See Figure 8)		Q ₁	—	2.7	—	
		Q ₂	_	7.1	—	
		Q ₃	_	5.9	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.99 0.9	1.2	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 6.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	—	138	—	ns
		^t a	—	93	—	1
		tb		45	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.74	—	μC
INTERNAL PACKAGE INDUCTANO	;E					•
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD		4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Τı

-55°C

Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

0.5

0

- 50

- 25

0

25

50

TJ, JUNCTION TEMPERATURE (°C) Figure 5. On-Resistance Variation with

Temperature

75

100

125

150
MTD6N20E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD6N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

MTD6N20E

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** P-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add –T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	100	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	100	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	6.0 3.9 18	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	50 0.4 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I _L = 6.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	180	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	2.50 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTD6P10E

TMOS POWER FET 6.0 AMPERES 100 VOLTS RDS(on) = 0.66 OHM



TMOS

D

CASE 369A–13, Style 2 DPAK

MTD6P10E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS		I	L	I	L	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	100 —	 124		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	「J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 15 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	2.9 4.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 3.0 Adc)	R _{DS(on)}	—	0.56	0.66	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 6.0 \text{ Adc})$ ($I_D = 3.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		3.6 —	4.8 4.2	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 3.0 Adc)	9FS	1.5	3.0		mhos
DYNAMIC CHARACTERISTICS		I	I		I	1
Input Capacitance		C _{iss}	_	550	840	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $	C _{OSS}	_	154	240	
Reverse Transfer Capacitance	1 – 1.0 Wiliz)	C _{rss}	—	27	56	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	12	25	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	tr	—	29	60	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	18	40	
Fall Time	-	t _f	—	9	20	
Gate Charge		QT	—	15.3	22	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 6.0 Adc,	Q ₁	—	4.1	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	7.1	—	
		Q3	—	6.8	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.8 1.5	5.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	112	—	ns
(See ⊢igure 14)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		92	—]
	dl _S /dt = 100 Å/µs)	t _b	_	20	_	
Reverse Recovery Stored Charge		Q _{RR}	—	0.603	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

12 12 $V_{GS} = 10 V$ Tj = $V_{DS} \ge 10 \text{ V}$ - 55°C $T_1 = 25^{\circ}C$ 9 V 25°C 10 10 I_D, DRAIN CURRENT (AMPS) D, DRAIN CURRENT (AMPS) 100°C 8 8 8 V 6 6 7 V 4 4 6 V 2 2 5 V 0 0 10 12 14 16 18 2 3 7 9 8 20 4 5 6 8 10 0 2 4 6 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) Figure 1. On–Region Characteristics **Figure 2. Transfer Characteristics** RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS) 1.3 $V_{GS} = 10 V$ T j = 25°C 1.2 1.1 1.0 TJ = 100°C 0.9 0.8 V_{GS} = 10 V 0.7 25°C 0.6 0.5 15 V -55°C 0.4 0.3 0 2 4 6 8 10 12 2 4 6 8 10 12 0 ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current Figure 4. On–Resistance versus Drain Current and Temperature and Gate Voltage 100 1.8 RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) V_{GS} = 10 V $V_{GS} = 0 V$ 1.6 I_D = 3 A 1.4 DSS , LEAKAGE (nA) 1.2 Tj = 125°C 1.0 0.8 0.6 0.4 10 - 50 - 25 0 25 50 75 100 125 150 - 120 - 100 - 80 - 60 - 40 - 20 0 V_{DS}, DRAIN–TO–SOURCE VOLTAGE (VOLTS) TJ, JUNCTION TEMPERATURE (°C) Figure 5. On-Resistance Variation with Figure 6. Drain-To-Source Leakage Temperature **Current versus Voltage**

TYPICAL ELECTRICAL CHARACTERISTICS

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD6P10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

motor circuits as are pected

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number
- Replaces MTD6N10

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	9.0 5.0 27	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 9.0 Apk, L = 1.0 mH, R _G = 25 Ω)	E _{AS}	40	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTD9N10E Motorola Preferred Device





CASE 369A–13, Style 2 DPAK



MTD9N10E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positiv	э)	V(BR)DSS	100 —	 103		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	Γ _J = 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$s = \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	/e)	VGS(th)	2.0 —		4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	$e (V_{GS} = 10 \text{ Vdc}, I_D = 4.5 \text{ Adc})$	R _{DS(on)}	—	0.17	0.25	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 9.0 \text{ Adc})$ ($I_D = 4.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		_	2.43 2.40	Vdc
Forward Transconductance (VDS :	= 8.0 Vdc, I _D = 4.5 Adc)	9FS	4.0	_	_	mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	610	1200	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	176	400	1
Reverse Transfer Capacitance		C _{rss}	_	14	30	1
SWITCHING CHARACTERISTICS (2)					•
Turn–On Delay Time		td(on)	_	8.8	20	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 9.0 \text{ Adc},$	tr	_	28	60	1
Turn–Off Delay Time	$V_{GS} = 10 V dc,$ $R_{G} = 9.1 \Omega)$	td(off)		16	30	1
Fall Time		t _f	_	4.8	10	1
Gate Charge		QT	_	14	21	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 9.0 Adc,	Q ₁	_	5.2	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	3.2	_	1
		Q3		6.6	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	•				
Forward On–Voltage (1)	$(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.98 0.9	1.8	Vdc
Reverse Recovery Time		t _{rr}	_	91	—	ns
(See Figure 14)	$(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		71	_	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$)	tb	_	20	_	1
Reverse Recovery Stored Charge		Q _{RR}		0.4	—	μC
INTERNAL PACKAGE INDUCTANO	žE	•				-
Internal Drain Inductance (Measured from the drain lead 0	25" from package to center of die)	LD		4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



Temperature

Current versus Voltage

MTD9N10E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD9N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	100	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±15 ±20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	10 6.0 35	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 10 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	50	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _θ JC R _θ JA R _θ JA	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD10N10EL

Motorola Preferred Device



TMOS

GC

MTD10N10EL

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		-		•
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 0.25 \text{ mAdc})$		V(BR)DSS	100	_	_	Vdc
Temperature Coefficient (Positive	e)		_	115	_	mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	「J = 125°C)	IDSS	_	_	10 100	μAdc
Gate-Body Leakage Current (VGS	= ± 15 Vdc, V _{DS} = 0 Vdc)	IGSS		_	100	nAdc
ON CHARACTERISTICS (1)					I	
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0	1.45 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V _{GS} = 5.0 Vdc, I _D = 5.0 Adc)	R _{DS(on)}		0.17	0.22	Ohm
Drain-to-Source On-Voltage (V _{GS} = 5.0 Vdc, I _D = 10 Adc) (V _{GS} = 5.0 Vdc, I _D = 5.0 Adc, T	ј = 125°С)	VDS(on)		1.85	2.6 2.3	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 5.0 Adc)	9FS	2.5	7.9	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	741	1040	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}		175	250	
Reverse Transfer Capacitance	T = 1.0 MHz)	C _{rss}		18.9	40	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	_	11	20	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 10 \text{ Adc},$	tr	_	74	150	
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	17	30	
Fall Time		t _f	_	38	80	
Gate Charge		QT	_	9.3	15	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 10 Adc,	Q ₁	_	2.56	—	
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂	_	4.4	—	
		Q3	_	4.66	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.98 0.898	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	_	124.7	_	ns
(See Figure 14)	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	86	_	
	dl _S /dt = 100 A/µs)	tb		38.7	_	
Reverse Recovery Stored Charge		Q _{RR}	—	0.539	—	μC
INTERNAL PACKAGE INDUCTANC	E		-		•	•
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(On)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(Off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTD10N10EL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™

High Energy Power FET DPAK for Surface Mount or Insertion Mount N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and mode and switch efficiently. This new high energy device also offers a gate-to-source zener diode designed for 4 kV ESD protection (human body model).

- ESD Protected
- 4 kV Human Body Model
- 400 V Machine Model
- Avalanche Energy Capability
- Internal Source–To–Drain Diode Designed to Replace External Zener Transient Suppressor–Absorbs High Energy in the Avalanche Mode





TMOS POWER FET

12 AMPERES

MTD12N06EZL



CASE 369A–13, Style 2 DPAK Surface Mount

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ±50 ms)	V _{GS} V _{GSM}	±15 ±20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID IDM	12 7.1 36	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	45 0.36 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 12 Apk, L = 1.0 mH, R _G = 25 Ω)	E _{AS}	72	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	2.78 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD12N06EZL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	I		I	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	60 —	0.06		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	∣ = 125°C)	IDSS	_		10 100	μAdc
Gate–Source Breakdown Voltage (V _{DS} = 0 V, I _G = 10 mA)			18	—	—	Vdc
$ \begin{array}{l} \mbox{Gate-Body Leakage Current} \\ \mbox{(V}_{GS} = \pm 10 \mbox{ Vdc}, \mbox{V}_{DS} = 0 \mbox{ V}, \mbox{T}_{J} \\ \mbox{(V}_{GS} = \pm 10 \mbox{ Vdc}, \mbox{V}_{DS} = 0 \mbox{ V}, \mbox{T}_{J} \end{array} $	= 25°C) = 150°C)	IGSS			500 100	nAdc μAdc
ON CHARACTERISTICS (1)			I		I	
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	VGS(th)	1.0 —	1.5 4.0	2.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	$e (V_{GS} = 5.0 \text{ Vdc}, I_{D} = 6.0 \text{ Adc})$	R _{DS(on)}	—	—	0.18	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 12 \text{ Adc})$ ($I_D = 6.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	5.0 Vdc)	VDS(on)			2.6 2.3	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 6.0 Adc)	9FS	3.0	6.8	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	430	600	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	224	310	
Reverse Transfer Capacitance	. –	C _{rss}	—	51	100	
SWITCHING CHARACTERISTICS (2)	I	I	1	I	1
Turn-On Delay Time		^t d(on)	—	70	90	ns
Rise Time	$(V_{DS} = 30 \text{ Vdc}, I_{D} = 12 \text{ Adc},$	tr	—	436	540	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	158	380	
Fall Time		t _f	—	186	340	
Gate Charge		QT	—	10.6	40	nC
(See Figures 8 & 9)	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	—	1.4	—	
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂	—	5.9	—	
		Q ₃	—	6.0	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	_	1.1 1.05	1.4	Vdc
Reverse Recovery Time		t _{rr}	—	325	—	ns
(See Figure 14)	(IS = 12 Adc, VGS = 0 Vdc.	ta	—	124	—	1
	dl _S /dt = 100 A/µs)	tb	_	201	_	
Reverse Recovery Stored Charge		Q _{RR}	—	2.013	_	μC
INTERNAL PACKAGE INDUCTANC	E	I	I	1	I	1
Internal Drain Inductance (Measured from the drain lead 0.	Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		—	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5		nH
(1) Pulse Test: Pulse Width \leq 300 µs	Duty Cycle < 2%.					

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTD12N06EZL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS V Power Field Effect Transistor DPAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13-inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Single Pulse (t _p ≤ 50 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D IDM	15 8.7 45	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	55 0.36 2.1	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 15 Apk, L = 1.0 mH, R _G = 25 Ω)	E _{AS}	113	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	2.73 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2



MTD15N06V

Motorola Preferred Device

MTD15N06V

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	L		I	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{S}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	2.7 5.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 7.5 Adc)	R _{DS(on)}	—	0.08	0.12	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 15 \text{ Adc})$ ($I_D = 7.5 \text{ Adc}, T_J = 150^{\circ}\text{C}$)	10 Vdc)	VDS(on)		2.0 —	2.2 1.9	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 7.5 Adc)	9FS	4.0	6.2	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	469	660	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	148	200	
Reverse Transfer Capacitance		C _{rss}	_	35	60	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	7.6	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 15 \text{ Adc},$	tr	—	51	100	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	18	40	
Fall Time		t _f	—	33	70	
Gate Charge		QT	—	14.4	20	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 15 Adc,	Q ₁	—	2.8	—	
	V _{GS} = 10 Vdc)	Q ₂	—	6.4	—	
		Q3	—	6.1	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS			-		
Forward On–Voltage (1)	$(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	VSD		1.05 1.5	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	59.3	—	ns
(See Figure 14)	(I _S = 15 Adc, V _{GS} = 0 Vdc,	ta	—	46	—	
	$dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _b	—	13.3	—	
Reverse Recovery Stored Charge		Q _{RR}	_	0.165	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD15N06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Product Preview **TMOS V[™] Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	15 12 53	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ 25°C ⁽¹⁾	PD	60 0.4 2.1	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	113	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾	R _{θJC} R _{θJA} R _{θJA}	2.5 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MTD15N06VL

TMOS POWER FET 15 AMPERES 60 VOLTS RDS(on) = 0.085 OHM



TMOSV

MTD15N06VL

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 Vdc, I_D = 0.25 mAdc)$ Temperature Coefficient (Recitive)		V(BR)DSS	60		_	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 60 V dc, V_{GS} = 0 V dc$) ($V_{DS} = 60 V dc, V_{GS} = 0 V dc$, T	y = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 15 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	—	100	nAdc
ON CHARACTERISTICS (1)			1		1	
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	1.0	1.5 TBD	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance ($V_{GS} = 5.0 \text{ Vdc}, I_D = 7.5 \text{ Adc}$)	R _{DS(on)}	—	0.075	0.085	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS}=5.0 \ Vdc, \ I_{D}=15 \ Adc) \\ (V_{GS}=5.0 \ Vdc, \ I_{D}=7.5 \ Adc, \ T_{c} \end{array}$	J = 150°C)	VDS(on)			1.5 1.3	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 7.5 Adc)	9FS	8.0	10	—	mhos
DYNAMIC CHARACTERISTICS				•		
Input Capacitance		C _{iss}	—	630	880	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	270	380	1
Reverse Transfer Capacitance		C _{rss}	—	56	110	1
SWITCHING CHARACTERISTICS (2)	-	-		-	-
Turn–On Delay Time		^t d(on)	—	26	50	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 15 \text{ Adc},$	tr	—	105	210	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$)	^t d(off)	—	80	160	
Fall Time		t _f	—	70	140	
Gate Charge		QT	—	12	20	nC
	(V _{DS} = 48 Vdc, I _D = 15 Adc,	Q ₁	—	3.0	—	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q2	—	8.0	—	1
		Q ₃	—	10	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	(I _S = 15 Adc, V _{GS} = 0 Vdc) (I _S = 15 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}		1.0 0.9	1.6	Vdc
Reverse Recovery Time		t _{rr}	—	100	—	ns
	$(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	55	—	1
	dl _S /dt = 100 A/µs)	tb	—	45	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.345	—	μC
INTERNAL PACKAGE INDUCTANC	E			•		
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet HDTMOS E-FET [™] High Density Power FET DPAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

This advanced HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	30	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	30	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D IDM	20 16 60	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C, when mounted with the minimum recommended pad size	PD	74 0.6 1.75	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25 \text{ Vdc}, V_{GS} = 5.0 \text{ Vdc}, Peak I_L = 20 \text{ Apk}, L = 1.0 \text{ mH}, R_G = 25 \Omega$)	E _{AS}	200	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	${\sf R}_{ heta JC} \ {\sf R}_{ heta JA} \ {\sf R}_{ heta JA}$	1.67 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD20N03HDL



D
ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	(C _{pk} ≥ 2.0) (3)	V _{(BR)DSS}				Vdc
(V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		、 <i>/</i>	30 —		_	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{1} =$	125°C)		_		10 100	
Gate–Body Leakage Current	· · · · ·	IGSS				nAdc
$(V_{GS} = \pm 15 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$			—	—	100	
ON CHARACTERISTICS (1)						
Gate Threshold Voltage	$(C_{pk} \ge 2.0)$ (3)	VGS(th)	1.0	15	2.0	Vdc
Threshold Temperature Coefficient	(Negative)			5.0	2.0	mV/°C
Static Drain–to–Source On–Resistance $(C_{pk} \ge 2.0)$ (3)		R _{DS(on)}				Ohm
$(V_{GS} = 4.0 \text{ Vdc}, I_D = 10 \text{ Adc})$ $(V_{GS} = 5.0 \text{ Vdc}, I_D = 10 \text{ Adc})$			—	0.034 0.030	0.040 0.035	
Drain-to-Source On-Voltage (VGS =	5.0 Vdc)	V _{DS(on)}				Vdc
(I _D = 20 Adc) (I _D = 10 Adc, T _I = 125°C)			_	0.55	0.8 0.7	
Forward Transconductance		0FS				mhos
$(V_{DS} = 5.0 \text{ Vdc}, I_{D} = 10 \text{ Adc})$		510	10	13	—	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	880	1260	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	300	420	
Transfer Capacitance	,	C _{rss}	—	80	112	
SWITCHING CHARACTERISTICS (2)				-	-	-
Turn–On Delay Time		^t d(on)	—	13	15.8	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 20 \text{ Adc},$	t _r	—	212	238]
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	37	30]
Fall Time		t _f	—	84	96]
Gate Charge		QT	—	13.4	18.9	nC
(See Figure 8)	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 20 \text{ Adc},$	Q ₁	—	3.0	—]
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂	—	7.3	—	1
		Q ₃	—	6.0	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					•
Forward On–Voltage	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		0.05		Vdc
$(C_{pk} \ge 2.0)$ (3)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.95	1.1	
Reverse Recovery Time		trr		33	_	ns
(See Figure 15)	(10 - 20) Add $(100 - 0)$ (do	ta		23	_	1
	$dI_S/dt = 100 A/\mu s$	th		10	_	1
Reverse Recovery Stored Charge		Q _{RR}		33		μC
INTERNAL PACKAGE INDUCTANCE						·
Internal Drain Inductance		LD				nH
(Measured from the drain lead 0.25	" from package to center of die)	_		4.5		
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5	_	nH
(1) Pulse Test: Pulse Width < 300 us F	$v_{\rm rel} < 2\%$				•	•

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. C_{pk} = Absolute Value of Spec (Spec–AVG/3.516 μ A).

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet HDTMOS E-FET [™] Power Field Effect Transistor DPAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

This advanced HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	20 16 60	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 20 Apk, L = 0.3 mH, R _G = 25 Ω)	E _{AS}	60	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD20N06HD



D

GC

REV 2

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				1	1	
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	(C _{pk} ≥2.0) (3)	V _(BR) DSS	60	 54		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}$	125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0 Vdc)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	$(C_{pk} \geq 2.0) \ (3) \label{eq:cpk}$ (Negative)	VGS(th)	2.0	 7.0	4.0	Vdc mV/°C
Static Drain–to–Source On–Resistand (V _{GS} = 10 Vdc, I _D = 10 Adc)	ce $(C_{pk} \ge 2.0)$ (3)	R _{DS(on)}	_	0.035	0.045	Ohm
Drain-to-Source On-Voltage (V _{GS} = $(I_D = 20 \text{ Adc})$ ($I_D = 10 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}			1.2 1.1	Vdc
Forward Transconductance (V _{DS} = 4.0 Vdc, I _D = 10 Adc)		9FS	5.0	6.0	_	mhos
DYNAMIC CHARACTERISTICS					•	
Input Capacitance		C _{iss}	—	607	840	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	218	290	1
Transfer Capacitance	· ····,	C _{rss}	_	55	110	1
SWITCHING CHARACTERISTICS (2)					•	•
Turn–On Delay Time		^t d(on)	—	9.2	18	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	—	61.2	122	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	19	38	
Fall Time		tf	—	36	72	
Gate Charge		QT	—	17	24	nC
(See Figure 7)	(V _{DS} = 48 Vdc, I _D = 20 Adc,	Q ₁		3.4	—	1
	V _{GS} = 10 Vdc)	Q2	—	7.75	—	1
		Q3	—	7.46	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage ($C_{pk} \ge 8.0$) (3)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.95 0.88	1.0	Vdc
Reverse Recovery Time		t _{rr}	_	35.7	_	ns
(See Figure 14)	$(l_{S} = 20 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta		24	—	1
	$dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	tb	_	11.7	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.055	—	μC
INTERNAL PACKAGE INDUCTANCE				1	1	
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS	_	7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 µs, D	Putv Cvcle \leq 2%.			-	-	-

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. C_{pk} = Absolute Value of Spec (Spec–AVG/3.516 μ A).

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 3. On–Resistance versus Drain Current and Temperature





Figure 5. On–Resistance Variation with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 6. Capacitance Variation



Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 9. Diode Forward Voltage versus Current



t, TIME

Figure 10. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 11. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Advance Information HDTMOS E-FET™ High Density Power FET DPAK for Surface Mount or Insertion Mount

N–Channel Enhancement–Mode Silicon Gate

This advanced high–cell density HDTMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low–voltage, high–speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number
- Available in Insertion Mount, Add –1 or 1 to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)



(1) When surface mounted to an FR-4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



Motorola Preferred Device

TMOS POWER FET LOGIC LEVEL 20 AMPERES 60 VOLTS RDS(on) = 0.045 OHM



D

GO

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				
Drain–Source Breakdown Voltage		V(BR)DSS				Vdc
(V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)		()	60 —	 25	_	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{CS} = 0 \text{ Vdc}, T_{1} =$	125°C)		_	_	10 100	
Gate–Body Leakage Current ($V_{GS} = \pm 15 \text{ Vdc}, V_{DS} = 0$)		IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage		VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coefficient	(Negative)		1.0	1.5 6.0	2.0	mV/°C
Static Drain–Source On–Resistance		R _{DS(on)}				Ohm
$(V_{GS} = 4.0 \text{ Vdc}, I_D = 10 \text{ Adc})$ $(V_{GS} = 5.0 \text{ Vdc}, I_D = 10 \text{ Adc})$			_	0.045 0.037	0.070 0.045	
Drain-Source On-Voltage ($V_{GS} = 5.0$) Vdc)	V _{DS(on)}				Vdc
$(I_D = 20 \text{ Adc})$ $(I_D = 10 \text{ Adc}, T_1 = 125^{\circ}\text{C})$			_	0.76	1.2 1.1	
Forward Transconductance ($V_{DS} = 4$.0 Vdc. In = 10 Adc)	0FS	6.0	12		mhos
DYNAMIC CHARACTERISTICS		510				
Input Capacitance		C _{iss}	_	863	1232	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Coss	_	216	300	
Reverse Transfer Capacitance	t = 1.0 MHz)	Cree		53	73	1
SWITCHING CHARACTERISTICS (2)		133				
Turn–On Delay Time		td(on)	_	11	15	ns
Rise Time	$(V_{DS} = 30 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	_	151	190	-
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vdc},$	td(off)	_	34	35	-
Fall Time	((g = 0.1 22)	t _f	_	75	98	1
Gate Charge		QT		14.6	22	nC
	(1/2) = 48 / 42 / 12 = 20 / 42	Q1		3.25		1
	$V_{GS} = 5.0 \text{ Vdc},$	Q2		7.75		1
		 Q3		7.0		1
SOURCE-DRAIN DIODE CHARACTE	RISTICS	Ŭ				
Forward On–Voltage		VSD				Vdc
	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	00	_	0.95 0.88	1.1 —	
Reverse Recovery Time		t _{rr}	_	22	_	ns
	$(I_{S} = 20 \text{ Adc},$	ta	_	12	_	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	34	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.049	_	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)







Figure 3. On–Resistance versus Drain Current and Temperature



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Product Preview **TMOS V[™] Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 20 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	20 13 70	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ 25°C ⁽¹⁾	PD	60 0.4 2.1	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 20 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	200	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾	R _{θJC} R _{θJA} R _{θJA}	2.5 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.





ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			L		I	
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge	V(BR)DSS	60 —	 TBD	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$		IDSS		=	10 100	μAdc
Gate–Body Leakage Current (VGS	Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		_	—	100	nAdc
ON CHARACTERISTICS (1)		•				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	VGS(th)	2.0	2.8 TBD	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 10 Adc)	R _{DS(on)}	—	0.065	0.085	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_D = 10 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_D = 10 \ Adc, \ T_J \end{array}$	= 150°C)	VDS(on)	_		2.0 1.9	Vdc
Forward Transconductance ($V_{DS} = 6.0 \text{ Vdc}, I_{D} = 10 \text{ Adc}$)		9FS	6.0	8.0	—	mhos
DYNAMIC CHARACTERISTICS				•		•
Input Capacitance		C _{iss}	—	590	830	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	180	250	1
Reverse Transfer Capacitance	1 – 1.0 Wi 12)	C _{rss}	_	40	80	1
SWITCHING CHARACTERISTICS (2)	1		•		•
Turn–On Delay Time		td(on)	_	8.7	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	_	77	150	1
Turn–Off Delay Time	$V_{GS} = 10 V dc,$ $R_{G} = 9.1 \Omega)$	td(off)		26	50	1
Fall Time		tf	_	46	90	1
Gate Charge		QT		28	40	nC
	$(V_{DS} = 48 V dc, I_{D} = 20 A dc)$	Q1	_	4.0	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q2		9.0		1
		Q3		8.0		1
SOURCE-DRAIN DIODE CHARAC	I	-			I	
Forward On–Voltage (1)	(I _S = 20 Adc, V _{GS} = 0 Vdc) (I _S = 20 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}	_	1.0 0.96	1.6 —	Vdc
Reverse Recovery Time		t _{rr}		60	_	ns
	$(l_{2} = 20 \text{ Adc} \text{ V}_{22} = 0 \text{ Vdc}$	ta		52	_	-
	$dI_S/dt = 100 A/\mu s$	th		8.0		1
Reverse Recovery Stored Charge		Q _{RR}		0.172	_	μC
INTERNAL PACKAGE INDUCTANC	E				1	
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet HDTMOS E-FET [™] High Density Power FET DPAK for Surface Mount P-Channel Enhancement-Mode Silicon Gate

This advanced HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	30	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	30	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D IDM	19 12 57	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C, when mounted with the minimum recommended pad size	PD	75 0.6 1.75	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T_J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 19 Apk, L = 1.1 mH, R _G = 25 Ω)	E _{AS}	200	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA R _θ JA	1.67 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

4-592





MTD20P03HDL

LOGIC LEVEL 19 AMPERES 30 VOLTS RDS(on) = 0.099 OHM



CASE 369A–13, Style 2 DPAK

MTD20P03HDL

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)	$(C_{pk} \ge 2.0)$ (3)	V _{(BR)DSS}	30 —			Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}$: 125°C)	IDSS		_	10 100	μAdc
Gate–Body Leakage Current (V _{GS} = ±15 Vdc, V _{DS} = 0 Vdc)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient	$(C_{pk} \ge 2.0) \ (3) \label{eq:cpk}$ (Negative)	VGS(th)	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistan (V_{GS} = 4.0 Vdc, I_D = 10 Adc) (V_{GS} = 5.0 Vdc, I_D = 9.5 Adc)	ce $(C_{pk} \ge 2.0)$ (3)	R _{DS(on)}	_	120 90	 99	mΩ
Drain-to-Source On-Voltage (V _{GS} = $(I_D = 19 \text{ Adc})$ ($I_D = 9.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	: 5.0 Vdc)	V _{DS(on)}		0.94 —	2.2 1.9	Vdc
Forward Transconductance (V _{DS} = 8.0 Vdc, I _D = 9.5 Adc)		9FS	5.0	6.0	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	770	1064	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	360	504	
Transfer Capacitance	,	C _{rss}	—	130	182	
SWITCHING CHARACTERISTICS (2)				-	-	-
Turn-On Delay Time		^t d(on)	—	18	25.2	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 19 \text{ Adc},$	t _r	—	178	246.4	
Turn–Off Delay Time	$R_{\rm G} = 1.3 \ \Omega)$	^t d(off)	—	21	26.6]
Fall Time		t _f	—	72	98	1
Gate Charge		QT	—	15	22.4	nC
(See Figure 8)	(V _{DS} = 24 Vdc, I _D =19 Adc,	Q ₁	—	3.0	—	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q2	_	11	—	1
		Q ₃	_	8.2	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS				•	•
Forward On–Voltage $(C_{pk} \ge 2.0)$ (3)	$(I_{S} = 19 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 19 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		3.1 2.56	3.4 —	Vdc
Reverse Recovery Time		t _{rr}	—	78	—	ns
(See Figure 15)	(I _S = 19 Adc, V _{GS} = 0 Vdc,	ta	—	50	—]
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$)	tb	—	28	—	1
Reverse Recovery Stored Charge		Q _{RR}		0.209	_	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 µs. D	Duty Cycle $\leq 2\%$.					

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. C_{pk} = Absolute Value of Spec (Spec–AVG/3.516 μ A).

TYPICAL ELECTRICAL CHARACTERISTICS





Tj = 100°

25°

55°C

24

28

32







Figure 3. On–Resistance versus Drain Current and Temperature

20

ID, DRAIN CURRENT (AMPS)

12

16

8



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

40



Figure 6. Drain–To–Source Leakage Current versus Voltage

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.16

0.14

0.12

0.10

0.08

0.06

0 4

V_{GS} = 5 V

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD20P03HDL



Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

MTD20P03HDL

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet HDTMOS E-FET[™] High Density Power FET DPAK for Surface Mount P-Channel Enhancement-Mode Silicon Gate

This advanced high–cell density HDTMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low–voltage, high–speed switching applications in power supplies, converters and PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)}, High–Cell Density, HDTMOS
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Avalanche Energy Specified
- Surface Mount Package Available in 16 mm, 13–inch/2500 Unit, Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	15 9.0 45	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C (1)	PD	72 0.58 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 15 Apk, L = 2.7 mH, R _G = 25Ω)	E _{AS}	300	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	1.73 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





Motorola Preferred Device

TMOS POWER FET LOGIC LEVEL 15 AMPERES 60 VOLTS RDS(on) = 175 MΩ



ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage		V(BR)DSS				Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$ Temperature Coefficient (Positive)		()	60 —		—	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{1} =$	125°C)		_	_	1.0 10	
Gate-Body Leakage Current (V _{GS} =	±15 Vdc, V _{DS} = 0)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage		VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)			1.0	1.7 3.9	2.0	mV/°C
Static Drain–Source On–Resistance $(V_{GS} = 5.0 \text{ Vdc}, I_D = 7.5 \text{ Adc})$		R _{DS(on)}	_	143	175	mΩ
Drain–Source On–Voltage (V _{GS} = 5.0 Vdc)		V _{DS(on)}				Vdc
$(I_D = 15 \text{ Adc})$ $(I_D = 7.5 \text{ Adc} \text{ T}_1 = 125^{\circ}\text{C})$. ,	_	2.3	3.0	
(1) = 7.07400, 13 = 12000)	$0 \sqrt{d_2} = 75 \sqrt{d_2}$	050	0.0	11	2.0	mhos
		9F5	3.0			111103
		Ciss	_	850	1190	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Cooo		210	290	
Reverse Transfer Capacitance	f = 1.0 MHz)	Case		66	130	-
SWITCHING CHARACTERISTICS (2)		orss		00	100	
Turn–On Delay Time		td(on)		19	38	ns
Rise Time	(V _{DS} = 30 Vdc, I _D = 15 Adc,	tr		175	350	1
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vdc},$	td(off)		41	82	1
Fall Time	(G = 9.1 22)	t _f		68	136	-
Gate Charge		и От		20.6	29	nC
		Q ₁	_	3.7	_	•
	$V_{GS} = 48 \text{ Vdc}, \text{ ID} = 15 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc})$	02		7.6		-
		<u>-</u> 2		8.4		-
SOURCE-DRAIN DIODE CHARACTE	RISTICS	్య		0.1		
Forward On–Voltage		Vsd				Vdc
, i i i i i i i i i i i i i i i i i i i	$(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{I} = 125^{\circ}\text{C})$	00	—	2.5	3.0	
				1.9	_	
Reverse Recovery Time		t _{rr}		64	_	ns
	$(I_S = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		50		
	$dig/dt = 100 \text{ A/}\mu s$	tb	—	14	_	
Reverse Recovery Stored Charge		Q _{RR}	—	0.177	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5	—	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. (2) Switching characteristics are independent of operating junction temperature.

25°C

6

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 5. On-Resistance Variation with Temperature

100°C 3 4 5

 $T_J = -55^{\circ}C$

Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform
Product Preview **TMOS V[™] Power Field Effect Transistor DPAK for Surface Mount** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	12 8.0 42	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ 25°C ⁽¹⁾	PD	60 0.4 2.1	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 12 Apk, L = 3.0 mH, R _G = 25Ω)	E _{AS}	216	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾	R _{θJC} R _{θJA} R _{θJA}	2.5 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.





ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		I	1	
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc)	ge	V(BR)DSS	60	_	_	Vdc
Temperature Coefficient (Positive				TBD		mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)		•				•
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	VGS(th)	2.0	2.8 TBD	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 6.0 Adc)	R _{DS(on)}	_	0.185	0.200	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_D = 12 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_D = 6.0 \mbox{ Adc}, \mbox{ T}_J \end{array}$	= 150°C)	VDS(on)			2.9 2.8	Vdc
Forward Transconductance (V_{DS} = 10 Vdc, I_D = 6.0 Adc)		9FS	3.0	5.0	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	500	700	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	200	280	1
Reverse Transfer Capacitance		C _{rss}	_	40	80	1
SWITCHING CHARACTERISTICS (2)	•		•		•
Turn–On Delay Time		^t d(on)	—	11	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	—	38	80	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	18	40	1
Fall Time	-	tf	—	26	50	1
Gate Charge		QT	_	15	20	nC
	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	_	4.0	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	7.0	—	1
		Q ₃	_	6.0	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage (1)	$(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.8 TBD	3.0 —	Vdc
Reverse Recovery Time		t _{rr}		114	—	ns
	(Is = 12 Adc. VGs = 0 Vdc.	ta	_	86	—	1
	dl _S /dt = 100 A/µs)	tb	_	28	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.553	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				1
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet TMOS V Power Field Effect Transistor DPAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage – Continuous – Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 25	Vdc Vpk
Drain Current – Continuous @ 25°C – Continuous @ 100°C – Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	12 7.3 37	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	48 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting TJ = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 12 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	72	mJ
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET, Designer's and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2





ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	60 -	_ 65	-	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS	-	-	10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 20 Vdc, V _{DS} = 0)	IGSS	-	-	100	nAdc
ON CHARACTERISTICS (1)		-		-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 _	2.7 5.4	4.0 -	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 6.0 Adc)	R _{DS(on)}	-	0.10	0.15	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 12 Adc) (I _D = $6.0 \text{ Adc}, T_{I} = 150^{\circ}\text{C}$)		VDS(on)		1.3 -	2.2 1.9	Vdc
Forward Transconductance (V_{DS} = 7.0 Vdc, I_D = 6.0 Adc)		9FS	4.0	5.0	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	410	500	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	-	130	180	1
Reverse Transfer Capacitance		C _{rss}	-	25	50	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	-	7.0	10	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	-	34	60	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	-	17	30	
Fall Time		tf	-	18	50	
Gate Charge		QT	-	12.2	17	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	-	3.2	-	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	-	5.2	-	
		Q3	-	5.5	-	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	VSD		1.0 0.91	1.6 -	Vdc
Reverse Recovery Time		t _{rr}	-	56	-	ns
(See Figure 15)	(I _S = 12 Adc, V _{GS} = 0 Vdc,	t _a	-	40	-	
	$dI_{\rm S}/dt = 100 \text{ A}/\mu\text{s})$	t _b	-	16	-	
Reverse Recovery Stored Charge		Q _{RR}	-	0.128	-	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	-	4.5	-	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTD3055V

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD3055V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

 $\begin{array}{l} \mathsf{R}_{\theta,JC}(t) = \mathsf{r}(t) \; \mathsf{R}_{\theta,JC} \\ \mathsf{D} \; \mathsf{CURVES} \; \mathsf{APPLY} \; \mathsf{FOR} \; \mathsf{POWER} \end{array}$

1.0E+01

PULSE TRAIN SHOWN

1.0E+00

 $T_{J(pk)} - T_{C} = P_{(pk)} R_{\theta JC}(t)$

READ TIME AT t1

SAFE OPERATING AREA



Figure 13. Thermal Response

t, TIME (s)

1.0E-02

P(pk)

t₁ 🖛

- t₂ ->

DUTY CYCLE, $D = t_1/t_2$

1.0E-01



Figure 14. Diode Reverse Recovery Waveform

0.1 0.05

0.02

0.01

-

1.0E-04

1.0E-03

SINGLE PULSE

0.1

0.01

1.0E-05

Designer's[™] Data Sheet **TMOS V Power Field Effect Transistor DPAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET
- Surface Mount Package Available in 16 mm 13–inch/2500 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Single Pulse (t _p ≤ 50 ms)	VGS VGSM	±15 ± 20	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	12 8.0 42	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C, when mounted to minimum recommended pad size	PD	48 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 12 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	72	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient, when mounted to minimum recommended pad size	R _{θJC} R _{θJA} R _{θJA}	3.13 100 71.4	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



MTD3055VL

Motorola Preferred Device

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	60 —	62		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 15 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	—		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.6 3.0	2.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 5.0 Vdc, I_D = 6.0 Adc)	R _{DS(on)}	—	0.12	0.18	Ohm
Drain-Source On-Voltage (V _{GS} = 5.0 Vdc) (I _D = 12 Adc) (I _D = 6.0 Adc, T ₁ = 150°C)		V _{DS(on)}	_	1.6	2.6 2.5	Vdc
Forward Transconductance ($V_{DS} = 8.0 \text{ Vdc}, I_D = 6.0 \text{ Adc}$)		9FS	5.0	8.8		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	410	570	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	114	160	
Reverse Transfer Capacitance		C _{rss}	_	21	40	
SWITCHING CHARACTERISTICS (2)	•				
Turn-On Delay Time		^t d(on)	—	9.0	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	—	85	190	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega)$	^t d(off)	_	14	30	
Fall Time		tf	_	43	90	
Gate Charge		QT	_	8.1	10	nC
(See Figure 8)	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 12 \text{ Adc},$	Q ₁	_	1.8	_	
	V _{GS} = 5 Vdc)	Q2	_	4.2	_	
		Q3	_	3.8	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		0.97 0.86	1.3 —	Vdc
Reverse Recovery Time		t _{rr}	—	55.7	—	ns
(See Figure 14)	(I _S = 12 Adc, V _{GS} = 0 Vdc,	ta	—	37	_	
	$dI_S/dt = 100 \text{ A}/\mu s$)	tb	—	18.7	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.116	_	μC
INTERNAL PACKAGE INDUCTANC	E	_				
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		3.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTD3055VL

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics







Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTD3055VL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Advance Information **Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistor**

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on-resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature •
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided **MAXIMUM RATINGS** (T I = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 8.0	Vdc
Drain Current — Continuous @ T _A = 25°C (1) — Continuous @ T _A = 70°C (1) — Pulsed Drain Current (4)	I _D I _D I _{DM}	1.9 1.7 14	Adc Apk
Total Power Dissipation @ $T_A = 25^{\circ}C$ (1) Linear Derating Factor (1)	PD	0.625 5.0	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (3) Linear Derating Factor (3)	PD	1.25 10	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C

THERMAL RESISTANCE

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _{0JA}	160	200	°C/W
 — Junction to Ambient, PCB Mount (2) 	R _{0JA}	240	300	
 — Junction to Ambient, PBD Mount (3) 	R _{θJA}	80	100	

(1) When mounted on FR-4/G-10 board using min. recommended footprint, based on PD in 1 die, 1 die operating. (VGS = 4.5 V, @ Steady State)

(2) When mounted on FR-4/G-10 board using min. recommended footprint, based on PD in 1 die, both dies operating. (VGS = 4.5 V, @ Steady State) (3) When mounted on 1 inch square copper board, for comparison to the other SMD devices. (VGS = 4.5 V, @ Steady State)

(4) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING	ORDERING INFORMATION					
PA	Device	Reel Size	Tape Width	Quantity		
BA	MTDF1N02HDR2	13″	12 mm embossed tape	4000 units		
This document contains information on a new product. Specifications and information are subject to change without notice.						

Preferred devices are Motorola recommended choices for future use and best overall value.

SINGLE TMOS POWER MOSFET 1.7 AMPERES 20 VOLTS RDS(on) = 0.120 OHM
CASE 846A-02, Style 2



MTDF1N02HD

Motorola Preferred Device

MTDF1N02HD

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Ch	Characteristic		Min	Тур	Max	Unit
OFF CHARACTERISTICS						•
Drain-to-Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 250 μAdc)	lge $(Cpk \ge 2.0)$ (1) (3)	V _(BR) DSS	20	_	_	Vdc
Temperature Coefficient (Positiv	e)			5.0	_	mv/°C
Zero Gate Voltage Drain Current $(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T$	J = 125°C)	IDSS	_ _	_	1.0 25	μAdc
Gate–Body Leakage Current (V_GS = \pm 8.0 Vdc, V _{DS} = 0)		IGSS	—		100	nAdc
ON CHARACTERISTICS ⁽¹⁾						•
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	$(Cpk \ge 2.0) \qquad (3)$ ent (Negative)	VGS(th)	0.7	0.9 2.5		Vdc mV/°C
Static Drain-to-Source On-Resist (V_{GS} = 4.5 Vdc, I_D = 1.7 Adc) (V_{GS} = 2.7 Vdc, I_D = 0.85 Adc)	ance (Cpk ≥ 2.0) (3)	R _{DS(on)}		99 133	120 160	mΩ
Forward Transconductance (VDS	= 10 Vdc, I _D = 0.85 Adc)	9FS	2.0	—	_	Mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	145	_	pF
Output Capacitance	(V _{DS} = 15 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	_	90	_]
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	—	38	—	
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 1.7 \text{ Adc},$	^t d(on)	—	8.0	—	ns
Rise Time		t _r	—	27	—	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	—	23	—	
Fall Time		t _f	—	34	—	
Turn–On Delay Time		^t d(on)	_	16	_	ns
Rise Time	(V _{DD} = 10 Vdc, I _D = 0.85 Adc,	tr	_	79	_	
Turn–Off Delay Time	$V_{GS} = 2.7 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	24	_	
Fall Time		tf	—	31	-	
Gate Charge		QT	—	3.9	5.5	nC
	(V _{DS} = 16 Vdc, I _D = 1.7 Adc,	Q ₁	—	0.4	—	
	$V_{GS} = 4.5 \text{ Vdc}$)	Q ₂	—	1.7	—	
		Q ₃	—	1.5	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1) $(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.84 0.71	1.0	Vdc
Reverse Recovery Time		t _{rr}	—	29	_	ns
	$(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_{S}/dt = 100 \text{ A/us})$ (1)	ta	_	14	—	1
		tb	—	15	_	1
Reverse Recovery Storage Charge		Qpp	_	0.018	_	μС

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max limit - Typ}{C_{pk}} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics





Figure 6. Drain-to-Source Leakage Current versus Voltage







with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTDF1N02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 12) defines the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance

- General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).



Figure 12. Maximum Rated Forward Biased Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

Micro8 Dimensions are shown in millimeters (inches)



Advance Information Medium Power Surface Mount Products TMOS Dual N-Channel Field Effect Transistor

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on–resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. Micro8[™] devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	30	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (1) — Continuous @ $T_A = 70^{\circ}C$ (1) — Pulsed Drain Current (4)	I _D I _D I _{DM}	1.9 1.6 14	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	0.625 5.0	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (3) Linear Derating Factor (3)	PD	1.25 10	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C

THERMAL RESISTANCE

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _{0JA}	160	200	°C/W
 — Junction to Ambient, PCB Mount (2) 	R _{0JA}	240	300	
 — Junction to Ambient, PBD Mount (3) 	R _{0JA}	80	100	

(1) When mounted on FR-4/G-10 board using min. recommended footprint, based on PD in 1 die, 1 die operating. (VGS = 10 V, @ Steady State)

(2) When mounted on FR-4/G-10 board using min. recommended footprint, based on PD in 1 die, both dies operating. ($V_{GS} = 10 \text{ V}$, @ Steady State) (3) When mounted on 1 inch square copper board, for comparison to the other SMD devices. ($V_{GS} = 10 \text{ V}$, @ Steady State) (4) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING	ORDERING INFORMATION				
PD	Device Reel Size		Tape Width	Quantity	
ВВ	MTDF1N03HDR2	13″	12 mm embossed tape	4000 units	
This document contains information on a new product. Specifications and information are subject to change without notice					

Preferred devices are Motorola recommended choices for future use and best overall value.

GC



MTDF1N03HD

Motorola Preferred Device

SINGLE TMOS

POWER MOSFET

30 VOLTS

RDS(on) = 0.120 OHM

1.7 AMPERES



MTDF1N03HD

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•
$\label{eq:constraint} \begin{array}{llllllllllllllllllllllllllllllllllll$		V _(BR) DSS	30	_	_	Vdc
Temperature Coefficient (Positiv	/e)		_	29	—	mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	ГJ = 125°С)	IDSS	_		1.0 25	μAdc
Gate–Body Leakage Current (VG	$S = \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS		_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						•
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coeffic	$(Cpk \ge 2.0) \qquad (3)$ ent (Negative)	VGS(th)	1.0	1.6 3.7		Vdc mV/°C
Static Drain-to-Source On-Resis ($V_{GS} = 10 \text{ Vdc}, I_D = 1.7 \text{ Adc}$) ($V_{GS} = 4.5 \text{ Vdc}, I_D = 0.85 \text{ Adc}$)	tance (Cpk ≥ 2.0) (3)	R _{DS(on)}		96 135	120 160	mΩ
Forward Transconductance (VDS	= 10 Vdc, $I_D = 0.85$ Adc) (1)	9FS	1.0	2.0	—	Mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	140	—	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	70	—	
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	_	30	—	
SWITCHING CHARACTERISTICS	(2)			-	-	-
Turn-On Delay Time		^t d(on)	_	7.5	—	ns
Rise Time	(V _{DS} = 15 Vdc, I _D = 1.7 Adc,	tr	—	10	—	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	22	—]
Fall Time		t _f	—	18	—	
Turn-On Delay Time		^t d(on)	_	7.0	—	ns
Rise Time	(V _{DD} = 15 Vdc, I _D = 0.85 Adc,	tr	_	8.2	—	
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	22	—	
Fall Time		t _f	_	14.5	—	
Gate Charge		QT	_	5.0	7.0	nC
	(V _{DS} = 24 Vdc, I _D = 1.7 Adc,	Q ₁	_	0.5	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂		1.65	—	1
		Q ₃		1.3	—	1
SOURCE-DRAIN DIODE CHARAG	CTERISTICS					•
Forward On–Voltage	$(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1) $(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.84 0.7	1.0	Vdc
Reverse Recovery Time		t _{rr}		20	—	ns
	$(I_{S} = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_{C}/dt = 100 \text{ A}/(15) (1)$	ta	_	12	—	Vdc mV/°C μAdc nAdc Vdc mV/°C mΩ Mhos pF ns ns ns
		tb	_	8.0	—	1
Reverse Recovery Storage Charge						+

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max limit - Typ}{C_{pk}} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTDF1N03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 12) defines the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Micro8 Dimensions are shown in millimeters (inches)



Advance Information **ISOTOP™ TMOS E-FET ™ Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new energy design also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- 2500 V RMS Isolated ISOTOP Package
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Very Low Internal Parasitic Inductance
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

• U.L. Recognized, File #E69369





G

MTE30N50E

Motorola Preferred Device

TMOS POWER FET

30 AMPERES 500 VOLTS

RDS(on) = 0.150 OHM

SOT-227B

1. Source

Gate
 Drain

4. Source 2

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	500	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	500	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID MOI	30 12 80	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	т _ј , т _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 30 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	3000	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I			I	II
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)		V(BR)DSS	500 —	560 566		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 200	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu \text{Adc})$ Threshold Temperature Coefficient (Negative)		VGS(th)	2.0 —	3.2 7.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 15 Adc)	R _{DS(on)}	—	0.13	0.15	Ohms
		V _{DS(on)}		4.1	5.0 7.0	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 15 Adc)	9FS	17		—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	7200	10080	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	775	1200	
Transfer Capacitance		C _{rss}	—	120	250	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)		32	60	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 30 \text{ Adc},$	tr	—	105	175	
Turn–Off Delay Time	$R_{G} = 4.7 \Omega$	^t d(off)	—	160	275	
Fall Time		t _f	_	115	200	
Gate Charge		QT	_	235	350	nC
(see figure 8)	(V _{DS} = 400 Vdc, I _D = 30 Adc,	Q ₁	—	35	—]
	V _{GS} = 10 Vdc)	Q2	—	110	—	
		Q ₃	—	65	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.95 0.88	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	485	—	ns
	(I _S = 30 Adc, V _{GS} = 0 Vdc,	ta	_	312	—	
	$dI_S/dt = 100 \text{ A}/\mu s$)	t _b	—	173	—	nAdc NAdc Vdc mV/°C Ohms Vdc mhos pF ns nC Vdc ns Vdc
Reverse Recovery Stored Charge		Q _{RR}	—	8.2	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance		LD		5.0	—	nH
Internal Source Inductance		LS	_	5.0	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS















Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation





Figure 7b. High Voltage Capacitance Variation

MTE30N50E



Drain–To–Source Voltage versus Total Charge



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power aver-

aged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 10. Stored Charge



Figure 11. Diode Forward Voltage versus Current

SAFE OPERATING AREA



Safe Operating Area

Figure 13. Maximum Avalanche Energy versus **Starting Junction Temperature**



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform
Designer's[™] Data Sheet ISOTOP[™] TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- 2500 V RMS Isolated Isotop Package
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Very Low Internal Parasitic Inductance
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

• U. L. Recognized, File #E69369



MTE53N50E

Motorola Preferred Device





SOT-227B

- 1. Source
- 2. Gate
- 3. Drain
- 4. Source 2

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	ID ID IDM	53 33 210	Adc
Total Power Dissipation Derate above 25°C	PD	460 3.70	Watts W/°C
Operating and Storage Temperature Range	т _Ј , Т _{stg}	-40 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy (VDD = 25 Vdc, VGS = 10 Vdc, IL= 53 Apk, L = 0.29 mH, RG = 25Ω)	E _{AS}	400	mJ
RMS Isolation Voltage	VISO	2500	Vac
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.28 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	I			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	500 —	560 550		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	「J = 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	I _{GSS}	—	—	200	nAdc
ON CHARACTERISTICS (1)			-			
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	3.2 —	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 26.5 Adc)	R _{DS(on)}	—	63	80	mOhm
Drain–Source On–Voltage (V _{GS} = $(I_D = 53 \text{ Adc})$ (I _D = 26.5 Adc, T _J = 125°C)	Vdc)	V _{DS(on)}			4.8 4.3	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 26.5 Adc)	9FS	25	45	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	14400	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	1560	—	1
Reverse Transfer Capacitance		C _{rss}	_	240	_	1
SWITCHING CHARACTERISTICS (2)	•				•
Turn-On Delay Time		td(on)	—	67	—	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 53 \text{ Adc},$	tr	—	322	—	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 4.7 \Omega)$	^t d(off)	_	362	_	1
Fall Time		tf	_	310	_	1
Gate Charge		QT	—	474	_	nC
	(V _{DS} = 400 Vdc, I _D = 53 Adc,	Q ₁	—	86		1
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	206		1
		Q ₃	—	148	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	(I _S = 53 Adc, V _{GS} = 0 Vdc) (I _S = 53 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.95 0.90	1.3	Vdc
Reverse Recovery Time		t _{rr}	—	720		ns
	$(I_{S} = 53 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	460		1
	dl _S /dt = 100 A/µs)	tb	—	260	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	15	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				•
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 5.0		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to center of die)	LS		5.0		nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

MTE53N50E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics







Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTE53N50E



Drain–To–Source Voltage versus Total Charge



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power aver-

aged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

À Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet ISOTOP[™] TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- 2500 V RMS Isolated Isotop Package
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Very Low Internal Parasitic Inductance
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

• U.L. Recognized, File #E69369





Motorola Preferred Device





SOT-227B

1. Source

2. Gate

3. Drain

4.	Sou	ue	4

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	200	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	200	Vdc
Gate-Source Voltage — Continuous	V _{GS}	± 20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	125 79 500	Adc
Total Power Dissipation Derate above 25°C	PD	460 3.70	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-40 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy (VDD = 50 Vdc, VGS = 10 Vdc, IL = 125 Apk, L = 0.05mH, RG = 25 Ω)	EAS	400	mJ
RMS Isolation Voltage	VISO	2500	Vac
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	0.28 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	1			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	200	215 250		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T$	⁻J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	200	nAdc
ON CHARACTERISTICS (1)		-		-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	3.0 —	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I_D = 62.5 Adc)	R _{DS(on)}	—	12	15	mOhm
Drain–Source On–Voltage (V _{GS} = $(I_D = 125 \text{ Adc})$ $(I_D = 62.5 \text{ Adc}, T_J = 125^{\circ}\text{C})$	Vdc)	VDS(on)			2.1 1.9	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 62.5 Adc)	9FS	50	80	—	mhos
DYNAMIC CHARACTERISTICS		-				
Input Capacitance		C _{iss}	—	14400	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	3600	—	
Reverse Transfer Capacitance		C _{rss}	—	920	—	1
SWITCHING CHARACTERISTICS (2	2)	-	-			
Turn–On Delay Time		^t d(on)	—	72		ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 125 \text{ Adc},$	tr	—	574	—	
Turn–Off Delay Time	$R_G = 4.7 \Omega$	^t d(off)	—	327	—	
Fall Time	-	t _f	—	376	—	1
Gate Charge		QT	—	510	—	nC
	(V _{DS} = 160 Vdc, I _D = 125 Adc,	Q ₁	—	100	_	1
	$V_{GS} = 10 V dc)$	Q2	—	245	_	1
		Q3	_	158		1
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 125 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 125 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.00 1.00	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	310		ns
	(Is = 125 Adc. Vas = 0 Vdc.	ta	_	220	_	1
	$dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	tb	—	90	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	9.2		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 5.0		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	5.0	—	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

MTE125N20E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

200



Figure 6. Drain–To–Source Leakage Current versus Voltage

RDS(01), DRAIN-TO-SOURCE RESISTANCE (OHMS) 800.0 10, DRAINTANCE (OHMS) 800

0

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTE125N20E



Drain–To–Source Voltage versus Total Charge



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power aver-

aged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

À Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet ISOTOP[™] TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- 2500 V RMS Isolated Isotop Package
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Very Low Internal Parasitic Inductance
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

• U. L. Recognized, File #E69369





Motorola Preferred Device





SOT-227B

- 1. Source
- 2. Gate
- 3. Drain
- 4. Source 2

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	215 136 860	Adc
Total Power Dissipation Derate above 25°C	PD	460 3.70	Watts W/°C
Operating and Storage Temperature Range	Тј, Т _{stg}	-40 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy (VDD = 25 Vdc, VGS = 10 Vdc, IL = 215 Apk, L = 0.017 mH, RG = 25 Ω ,)	EAS	400	mJ
RMS Isolation Voltage	VISO	2500	Vac
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.28 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive		V(BR)DSS	100 —	110 120		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 100 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 100 Vdc, V_{GS} = 0 Vdc, T	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	200	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	3.0 —	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 107.5 Adc)	R _{DS(on)}	—	4.6	5.5	mOhm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-Source On-Voltage (V_{GS} = $$$ (I_D = 215 \mbox{ Adc})$$$ (I_D = 107.5 \mbox{ Adc}, T_J = 125^{\circ}\mbox{C})$ \end{array}$	Vdc)	VDS(on)			1.5 1.2	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 107.5 Adc)	9FS	100	140	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	15200	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	6600	—	
Reverse Transfer Capacitance		C _{rss}	—	2400	—	
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)	—	48	—	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 215 \text{ Adc},$	tr	—	490	—	
Turn–Off Delay Time	$R_G = 5.0 \Omega$	^t d(off)	—	186	—	1
Fall Time	-	t _f	—	384	—	
Gate Charge		QT	—	540	—	nC
	(V _{DS} = 80 Vdc, I _D = 215 Adc,	Q ₁	—	104	_	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	300	_	
		Q3	_	440		
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage (1)	$(I_{S} = 215 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 215 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.0 1.2	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	145	_	ns
	(Is = 215 Adc. Vcs = 0 Vdc.	ta	_	90	_	
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	t _b	_	55		
Reverse Recovery Stored Charge		Q _{RR}	—	4.6	_	μC
INTERNAL PACKAGE INDUCTANC	E	L	I	1		1
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 5.0		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source pad)	LS	_	5.0	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTE215N10E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTE215N10E



Drain-To-Source Voltage versus Total Charge



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power aver-

aged over a complete switching cycle must not exceed $(T_J(MAX) - T_C)/(R_{\theta JC})$.

À Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

IDSS and VDS(on) Specified at Elevated Temperature





MTP1N50E

TMOS POWER FET 1.0 AMPERES 500 VOLTS RDS(on) = 5.0 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p \leq 10 μ s)	ID ID IDM	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	40 0.32	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 100 Vdc, V _{GS} =10 Vdc, I _L = 3.0 Apk, L =10 mH, R _G = 25 Ω)	EAS	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient, when surface mounted using minimum recommended pad size	R _{θJC} R _{θJA}	3.13 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	500 —	 480		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{ T}$	J = 125 °C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.2 6.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 0.5 Adc)	R _{DS(on)}	—	4.3	5.0	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 1 .0 Adc) (I _D = 0.5 Adc, T _J = 125 °C)		V _{DS(on)}	_	4.5 —	6.0 5.30	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 0.5 Adc)	9FS	0.5	0.9	—	mhos
DYNAMIC CHARACTERISTICS		•				
Input Capacitance		C _{iss}	—	215	315	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	_	30.2	42	1
Reverse Transfer Capacitance	1 – 1.0 Mil2)	C _{rss}	_	6.7	12	1
SWITCHING CHARACTERISTICS (2	2)	•				
Turn–On Delay Time		^t d(on)	—	8.0	20	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_{D} = 1.0 \text{ Adc},$	tr	_	9.0	10	1
Turn–Off Delay Time	$V_{GS} = 10 V_{dC},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	14	30	1
Fall Time	C ,	t _f		17	30	1
Gate Charge		QT		7.4	9.0	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q ₁		1.6		1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂		3.8	_	
		Q3		5	_	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					1
Forward On–Voltage (1)		V _{SD}		0.81 0.68	1.2	Vdc
Reverse Recovery Time		t _{rr}		145	_	ns
(See Figure 14)	(Is = 1.0 Adc. Vcs = 0 Vdc.	ta	_	85	_	1
	$dI_{S}/dt = 100 A/\mu s$	tb		60	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.702	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.3	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 4. On–Resistance versus Drain Current and Gate Voltage



Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



gure 5. On–Resistance Variation w Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTP1N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

• IDSS and VDS(on) Specified at Elevated Temperature





TMOS POWER FET

Motorola Preferred Device

MTP1N60E

1.0 AMPERES 600 VOLTS RDS(on) = 8.0 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	600	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	2.50 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	600 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	ГJ = 125°С)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	3.0 7.1	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	$V_{GS} = 10 \text{ Vdc}, I_D = 0.5 \text{ Adc}$	R _{DS(on)}	—	5.9	8.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 1.0 \text{ Adc})$ ($I_D = 0.5 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	6.4 —	9.6 8.4	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 0.5 Adc)	9FS	0.5	0.8	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	224	310	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	27	40	1
Reverse Transfer Capacitance		C _{rss}	_	6.0	10	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		td(on)	—	8.8	17.6	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	tr	—	6.8	13.6	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	15	30	1
Fall Time		t _f	_	20	40	1
Gate Charge		QT	_	7.1	10	nC
(See Figure 8)	(V _{DS} = 300 Vdc, I _D = 1.0 Adc,	Q1	_	1.7	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q2		3.2		1
		Q ₃		3.9	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.82 0.7	1.4	Vdc
Reverse Recovery Time		t _{rr}		464	_	ns
(See Figure 14)	$(I_{S} = 1.0 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta	_	36	_	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s})$	tb	_	428	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.629	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				•
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

MTP1N60E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$



At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTP1N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





TMOS POWER FET 1.0 AMPERES 800 VOLTS RDS(on) = 12 OHMS

MTP1N80E

Motorola Preferred Device



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	800	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	800	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	1.0 0.8 4.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	48 0.38	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 2.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	20	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	2.63 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 0.25 \text{ mAdc})$ Temperature Coefficient (Positive)		V(BR)DSS	800	 0.981	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negative)		V _{GS(th)}	2.0 —	3.3 6.3	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 0.5 Adc)		R _{DS(on)}	—	10.3	12	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 1.0 Adc) (V _{GS} = 10 Vdc, I _D = 0.5 Adc, T _J = 125°C)		VDS(on)	_	11	14.4 12.6	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_D = 0.5 Adc)		9FS	0.4	1.4	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	—	297	420	pF
Output Capacitance		C _{OSS}	_	29	40	
Reverse Transfer Capacitance		C _{rss}	_	6.0	10	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time	$ (V_{DD} = 400 \; Vdc, \; I_{D} = 1.0 \; Adc, \\ V_{GS} = 10 \; Vdc, \\ R_{G} = 9.1 \; \Omega) $	^t d(on)	—	9.0	20	ns
Rise Time		tr	_	10	20	
Turn–Off Delay Time		^t d(off)	_	20	40	
Fall Time		t _f	_	27	50	
Gate Charge	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 1.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	QT		9.6	14	nC
		Q ₁		2.1		
		Q ₂		4.2		
		Q3	_	4.7	_	
SOURCE-DRAIN DIODE CHARACTERISTICS						
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.82 0.7	1.2	Vdc
Reverse Recovery Time	(I _S = 1.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}		317		ns
		ta	_	56	_	1
		tb	_	261	_	
Reverse Recovery Stored Charge		Q _{RR}	_	0.98		μC
INTERNAL PACKAGE INDUCTANC	E	1				1
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

18

15

12

9

6

3

0

0

0.25

0.50

0.75

V_{GS} = 10 V

TYPICAL ELECTRICAL CHARACTERISTICS





Tj = 25°C

–55[°]C

1.0

ID, DRAIN CURRENT (AMPS)

100°C



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

1.25

1.50



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

2.0





POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTP1N80E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Safe Operating Area
Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS ($T_{C} = 25^{\circ}C$ unless otherwise noted)





MTP1N100E

Motorola Preferred Device

TMOS POWER FET 1.0 AMPERES 1000 VOLTS RDS(on) = 9.0 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	1000	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	1.0 0.8 3.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)		V(BR)DSS	1000	 1.251		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 1000 Vdc$, $V_{GS} = 0 Vdc$) ($V_{DS} = 1000 Vdc$, $V_{GS} = 0 Vdc$, $T_{CS} = 0 Vdc$, T_{CS}	Г _Ј = 125°С)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS =	= ± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	2)	VGS(th)	2.0 —	3.0 6.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	$e (V_{GS} = 10 \text{ Vdc}, I_D = 0.5 \text{ Adc})$	R _{DS(on)}	—	6.7	9.0	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I_D = 1.0 Adc) (I_D = 0.5 Adc, T _J = 125°C)	0 Vdc)	VDS(on)		4.86 —	9.0 9.9	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 0.5 Adc)	9FS	0.9	1.32	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	587	810	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	59.6	120	
Reverse Transfer Capacitance		C _{rss}	—	12.2	25	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	9.0	20	ns
Rise Time	$(V_{DD} = 500 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	t _r	—	12	25	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	28	55	1
Fall Time		t _f	—	34	70	1
Gate Charge		QT	—	14.6	21	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 1.0 Adc,	Q ₁	—	2.8	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	6.8	—	1
		Q ₃	—	5.2	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.764 0.62	1.0	Vdc
Reverse Recovery Time		t _{rr}	—	655	—	ns
(See Figure 14)	(I _S = 1.0 Adc, V _{GS} = 0 Vdc,	ta	—	42	—	1
	dl _S /dt = 100 A/µs)	tb	—	613	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.957	—	μC
INTERNAL PACKAGE INDUCTANCE	5					
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2	tab to center of die) 5″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



10

1.0

0.1

0.01

0

100

200

300

400



Figure 5. On-Resistance Variation with Temperature

Figure 6. Drain-To-Source Leakage **Current versus Voltage**

500

VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

25°C

600 700 $V_{GS} = 0 V$

900

1000

800

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Variation

MTP1N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)







Motorola Preferred Device

TMOS POWER FET 2.0 AMPERES 400 VOLTS RDS(on) = 3.5 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	400	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	2.0 1.5 6.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	40 0.32	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 3.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	3.13 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		1	I	
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	400 —	 451		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.2 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.0 Adc)	R _{DS(on)}	_	3.1	3.5	Ohms
Drain–Source On–Voltage (V _{GS} = $(I_D = 2.0 \text{ Adc})$ $(I_D = 1.0 \text{ Adc}, T_J = 125^{\circ}\text{C})$	10 Vdc)	V _{DS(on)}	_	7.3	8.4 7.4	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 1.0 Adc)	9FS	0.5	1.0	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	229	320	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	34	40	1
Reverse Transfer Capacitance		C _{rss}	—	7.3	10	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)	_	8.0	16	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	_	8.4	14	1
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	12	26	1
Fall Time		t _f	_	11	20	1
Gate Charge		QT	_	8.6	12	nC
	(V _{DS} = 320 Vdc, I _D = 2.0 Adc,	Q1	_	2.6	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	3.2	_	1
		Q ₃		5.0	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.88 0.76	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	156	_	ns
	(Is = 2.0 Adc. Vcs = 0 Vdc.	ta	_	99	—	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	57	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.89	—	μC
INTERNAL PACKAGE INDUCTANC	E	1				•
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature







Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$



At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9.) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)





Figure 7. b. High Voltage Capacitance Variation

MTP2N40E



-igure 8. Gate–1o–Source and Drain–1o–Sourc Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12.). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

IDSS and VDS(on) Specified at Elevated Temperature





TMOS POWER FET 2.0 AMPERES

MTP2N50E

Motorola Preferred Device

500 VOLTS RDS(on) = 3.6 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	2.0 1.6 6.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 3.5 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	61	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1			1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	500 —	 689		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)		-		-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	/e)	V _{GS(th)}	2.0 —	3.0 7.1	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.0 Adc)	R _{DS(on)}	—	2.7	4.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 2.0 \text{ Adc})$ ($I_D = 1.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	5.9 —	9.6 8.4	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 1.0 Adc)	9FS	1.0	1.6	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	323	450	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	45	60	1
Reverse Transfer Capacitance	- 1.0 Wi 12)	C _{rss}	_	9.0	20	1
SWITCHING CHARACTERISTICS (2)	1				
Turn-On Delay Time		^t d(on)	—	8.0	16	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	6.0	12	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	16	32	1
Fall Time		t _f	—	10	20	1
Gate Charge		QT	—	11	15	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 2.0 Adc,	Q ₁	—	2.0	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	5.4	—	1
		Q ₃	—	5.1	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.82 0.69	1.6	Vdc
Reverse Recovery Time		t _{rr}	—	334	—	ns
(See Figure 14)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	62	—	
	dl _S /dt = 100 Å/µs)	t _b	—	272	—	
Reverse Recovery Stored Charge]	Q _{RR}	—	0.985	—	μC
INTERNAL PACKAGE INDUCTANO	:=;E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTP2N50E

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Motorola TMOS Power MOSFET Transistor Device Data

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTP2N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Fifgure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





Motorola Preferred Device

MTP2N60E

TMOS POWER FET 2.0 AMPERES 600 VOLTS RDS(on) = 3.8 OHMS



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	600	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–to–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu s$)	V _{GS}	±20 ±40	Vdc
Drain Current — Continuous — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _{DM}	2.0 9.0	Adc
Total Power Dissipation Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, L = 95 mH, R _G = 25 Ω , Peak I _L = 2.0 Adc)	EAS	190	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

4-696

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				1		
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (positive	Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (positive)		600 —	 480		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 480 \text{ Vdc}, V_{CS} = 0 \text{ Vdc}, T_1 = 125^{\circ}\text{C})$		IDSS			0.25 1.0	mA
Gate-Body Leakage Current - Fo	rward (V _{GSF} = 20 Vdc, V_{DS} = 0 Vdc)	IGSSF	_	_	100	nAdc
Gate-Body Leakage Current - Re	everse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc}$)	IGSSR	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Temperature Coefficient (negativ	e)	VGS(th)	2.0	3.1 8.5	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 1.0 Adc)	R _{DS(on)}	—	3.3	3.8	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 2.0 Adc) (V _{GS} = 10 Vdc, I _D = 1.0 Adc, T _J	= 125°C)	V _{DS(on)}			8.2 8.4	Vdc
Forward Transconductance (V _{DS} ≥	e 50 Vdc, I _D = 1.0 Adc)	g _{FS}	1.0	_	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	435	_	pF
Reverse Transfer Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{rss}	—	56	—	
Output Capacitance	1 = 1.0 Wi12)	C _{OSS}	—	9.2	—	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	12	—	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	t _r	—	21	—	
Turn–Off Delay Time	V_{GS} = 10 Vdc, R_g = 18 Ω)	^t d(off)	_	30	_	
Fall Time		t _f		24		
Gate Charge		QT	_	13	22	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 2.0 \text{ Adc},$	Q ₁	_	2.0		
	V _{GS} = 10 Vdc)	Q2	_	6.0		
		Q ₃	—	5.0	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		1.0	1.6	Vdc
	$(1S = 2.0 \text{ Adc}, \text{ VGS} = 0 \text{ Vdc}, 1J = 125^{\circ}\text{C})$			0.9		
Reverse Recovery Time	(IS = 2.0 Adc, VGS = 0 Vdc, dIS/dt = 100 A/µs)	trr	_	340	_	ns
INTERNAL PACKAGE INDUCTANC	E					· · · · · ·
Internal Drain Inductance (Measured from contact screw or (Measured from the drain 0.25" f	n tab to center of die) rom package to center of die)	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source pin 0.25" from package to source bond pad.)		L _S	-	7.5	-	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7b. High Voltage Capacitance Variation

MTP2N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

150

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

IDSS and VDS(on) Specified at Elevated Temperature





TMOS POWER FET 2.0 AMPERES 500 VOLTS RDS(on) = 6.0 OHM

MTP2P50E

Motorola Preferred Device



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	2.0 1.6 6.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 4.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	80	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	1		1	
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	500 —	 564		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20$ Vdc, $V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 4.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.0 Adc)	R _{DS(on)}	—	4.5	6.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 2.0 \text{ Adc})$ ($I_D = 1.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		9.5 —	14.4 12.6	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 1.0 Adc)	9FS	1.5	2.9	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	845	1183	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	100	140	1
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	—	26	52	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)		12	24	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	tr	—	14	28	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	21	42	1
Fall Time		t _f	_	19	38	1
Gate Charge		QT	—	19	27	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 2.0 Adc,	Q ₁	_	3.7	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q ₂	_	7.9	_	1
		Q3	_	9.9	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		2.3 1.85	3.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	223	—	ns
(See Figure 14)	(Is = 2.0 Adc. Vcs = 0 Vdc.	ta	—	161	—	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	62	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	1.92	—	μC
INTERNAL PACKAGE INDUCTANC	E					1
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	—	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Variation

MTP2P50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] High Energy Power FET N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

• Avalanche Energy Capability Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode





Motorola Preferred Device

MTP3N50E

TMOS POWER FET 3.0 AMPERES 500 VOLTS RDS(on) = 3.0 OHMS



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit		
Drain–Source Voltage	V _{DSS}	500	Vdc		
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	500	Vdc		
Gate–Source Voltage — Continuous — Non–repetitive ($t_p \le 50 \ \mu s$)	VGS VGSM	±20 ±40	Vdc Vpk		
Drain Current — Continuous — Pulsed	I _D IDM	3.0 10	Adc		
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C		
Operating and Storage Temperature Range	TJ, T _{stg}	-65 to 150	°C		
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (TJ < 150°C)					
Single Pulse Drain–to–Source Avalanche Energy — T _J = 25°C — T _J = 100°C Repetitive Pulse Drain–to–Source Avalanche Energy	W _{DSR} (1) W _{DSR} (2)	210 33 5.0	mJ		
THERMAL CHARACTERISTICS		1	1		

Thermal Resistance — Junction to Case	R _θ JC	2.5	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

(1) V_{DD} = 50 V, I_D = 3.0 A

(2) Pulse Width and frequency is limited by T_J(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$		V(BR)DSS	500	_	_	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 400 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$		IDSS			0.25 1.0	mAdc
Gate–Body Leakage Current, Forward (V_{GSF} = 20 Vdc, V_{DS} = 0)		IGSSF	_	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		IGSSR	_	—	100	nAdc
ON CHARACTERISTICS*		•		•		
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 0.25 \text{ mAdc})$ $(T_J = 125^{\circ}C)$		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 1.5 Adc)		R _{DS(on)}	—	2.4	3.0	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 3.0 A) (I _D = 1.5 A, T _J = 100°C)		VDS(on)			10 8.0	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_D = 1.5 Adc)		9FS	1.0	—	—	mhos
DYNAMIC CHARACTERISTICS		·				
Input Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	C _{iss}	_	435	—	pF
Output Capacitance		C _{OSS}	_	56	—	
Transfer Capacitance		C _{rss}	_	9.2	—	
SWITCHING CHARACTERISTICS*		-		-	-	-
Turn–On Delay Time	$(V_{DD} = 250 \text{ V}, \text{ I}_{D} \approx 3.0 \text{ A}, \text{R}_{G} = 18 \Omega, \text{R}_{L} = 83 \Omega, \text{V}_{GS(on)} = 10 \text{ V})$	^t d(on)	—	14	—	ns
Rise Time		t _r	_	14	—	
Turn–Off Delay Time		^t d(off)	_	30	—	
Fall Time		t _f	—	20	-	
Total Gate Charge	$(V_{DS} = 400 \text{ V}, \text{ I}_{D} = 3.0 \text{ A}, V_{GS} = 10 \text{ V})$	Qg	—	15	21	nC
Gate-Source Charge		Qgs	—	2.5	—	
Gate-Drain Charge		Q _{gd}	—	10	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS*	•				
Forward On–Voltage	(I _S = 3.0 A)	V _{SD}	—	—	1.5	Vdc
Forward Turn-On Time	(I _S = 3.0 A, di/dt = 100 A/µs)	ton	—	**	—	ns
Reverse Recovery Time		t _{rr}	—	200	—	
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		L _S	—	7.5	—	

* Indicates Pulse Test: Pulse Width = 300 μ s Max, Duty Cycle \leq 2.0%.

** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, V_{(BR)DSS}. The switching SOA shown in Figure 8 is applicable for both turn– on and turn–off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area



Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM}, peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.



Figure 12. Commutating Safe Operating Area (CSOA)



Figure 14. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Waveforms



Figure 13. Commutating Safe Operating Area Test Circuit



Figure 15. Unclamped Inductive Switching Waveforms

MTP3N50E



Figure 17. Gate Charge versus Gate–To–Source Voltage



 V_{in} = 15 V_{pk} ; PULSE WIDTH \leq 100 μ s, DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit
Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



 Avalanche Energy Capability Specified at Elevated Temperature

MAXIMUM RATINGS ($T_{C} = 25^{\circ}C$ unless otherwise noted)

- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



CASE 221A-06, Style 5 TO-220AB

MTP3N60E

Motorola Preferred Device

TMOS POWER FET

3.0 AMPERES

600 VOLTS

RDS(on) = 2.2 OHMS

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	600	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	600	Vdc
Gate–Source Voltage — Continuous — Non–repetitive	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D IDM	3.0 14	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T _J < 150	°C)		
Single Pulse Drain–to–Source Avalanche Energy — T _J = 25°C — T _J = 100°C Repetitive Pulse Drain–to–Source Avalanche Energy	WDSR(1) WDSR(2)	290 46 7.5	mJ

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) V_{DD} = 50 V, I_D = 3.0 A

(2) Pulse Width and frequency is limited by T_J(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I		1	1	
Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \mu Adc$)	e	V(BR)DSS	600	_	-	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 600 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 480 \text{ V}, V_{GS} = 0, T_J = 125$	i°C)	IDSS	_		0.25 1.0	mAdc
Gate-Body Leakage Current - For	ward (V _{GSF} = 20 Vdc, V_{DS} = 0)	IGSSF	_	—	100	nAdc
Gate-Body Leakage Current - Re	verse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR	_	—	100	nAdc
ON CHARACTERISTICS*		•				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) (T _J = 125°C)	Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 250 \ \mu \text{Adc})$ $(T_{J} = 125^{\circ}\text{C})$		2.0 1.5		4.0 3.5	Vdc
Static Drain–to–Source On–Resistance (V _{GS} = 10 Vdc, I_D = 1.5 A)		R _{DS(on)}	_	2.1	2.2	Ohms
Drain-to-Source On-Voltage (V _{GS} ($I_D = 3.0 \text{ A}$) ($I_D = 1.5 \text{ A}$, $T_J = 100^{\circ}\text{C}$)	= 10 Vdc)	VDS(on)			9.0 7.5	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 1.5 A)	9FS	1.5	—	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	770	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{oss}	—	105	-	
Transfer Capacitance	f = 1.0 MHz)	C _{rss}	—	19	—	1
SWITCHING CHARACTERISTICS*					_	
Turn–On Delay Time		^t d(on)	_	23	-	ns
Rise Time	$(V_{DD} = 300 \text{ V}, \text{ I}_{D} \approx 3.0 \text{ A},$	tr	_	34	-	
Turn-Off Delay Time	$V_{GS(on)} = 10 V$	^t d(off)	_	58	-]
Fall Time		t _f	_	35	-	
Total Gate Charge		Qg	—	28	31	nC
Gate–Source Charge	$(V_{DS} = 420 \text{ V}, \text{ I}_{D} = 3.0 \text{ A}, V_{CS} = 10 \text{ V})$	Qgs	—	5.0	-	1
Gate-Drain Charge		Q _{gd}	—	17	-	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS	•				
Forward On–Voltage		V _{SD}	—	—	1.4	Vdc
Forward Turn-On Time	$(I_{S} = 3.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s})$	ton	—	**	-	ns
Reverse Recovery Time		t _{rr}	—	400	—	
INTERNAL PACKAGE INDUCTANC	NTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2	Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)			3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	L _S	—	7.5	_	

* Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2.0%.

** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn– on and turn–off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM}, peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T $_{J}$ has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.







Figure 14. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Waveforms



Figure 13. Commutating Safe Operating Area Test Circuit





MTP3N60E



+18 V VDD Ŷ 1 mA SAME ξ 100 k DEVICE TYPE 10 V 15 V Vin AS DUT 2N3904 **☆**0.1μF 2N3904 W 100 k FERRITE BEAD Ş 47 k 100 DUT \sim = ÷ -

 V_{in} = 15 V_{pk} ; PULSE WIDTH \leq 100 μ s, DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





MTP3N100E Motorola Preferred Device

> TMOS POWER FET 3.0 AMPERES 1000 VOLTS RDS(on) = 4.0 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	1000	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	3.0 2.4 9.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 150 Vdc, V _{GS} = 10 Vdc, I _L = 7.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	245	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.00 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)		V(BR)DSS	1000	 1.23		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	Γ _J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS =	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)	VGS(th)	2.0	3.0 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	R _{DS(on)}	—	2.96	4.0	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I_D = 3.0 Adc) (I_D = 1.5 Adc, T _J = 125°C)	0 Vdc)	VDS(on)		4.97 —	12 10	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 1.5 Adc)	9FS	2.0	3.56	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1316	1800	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	117	260	
Reverse Transfer Capacitance	,	C _{rss}	—	26	75	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	13	25	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	—	19	40	
Turn-Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	—	42	90	
Fall Time		t _f	—	33	55	
Gate Charge		QT	—	32.5	45	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 3.0 Adc,	Q ₁	—	6.0	—	
	V _{GS} = 10 Vdc)	Q ₂	—	14.6		
		Q ₃	—	13.5	_]
SOURCE-DRAIN DIODE CHARACT	ERISTICS			-		-
Forward On–Voltage (1)	$(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.794 0.63	1.1 —	Vdc
Reverse Recovery Time		t _{rr}	—	615		ns
(See Figure 14)	(I _S = 3.0 Adc, V _{GS} = 0 Vdc,	ta	—	104		1
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	_	511		1
Reverse Recovery Stored Charge		Q _{RR}	_	2.92		μC
INTERNAL PACKAGE INDUCTANCE	Ξ					
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2	tab to center of die) 5″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS		7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTP3N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's Data Sheet TMOS E-FET ™ Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high–voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls, and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode
- * See App. Note AN1327 Very Wide Input Voltage Range; Off–line Flyback Switching Power Supply

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	1200	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 50 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	3.0 2.2 11	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS ($T_J < 150^{\circ}C$)	-	-	-
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C	EAS		mJ

(V_DD = 100 Vdc, V_GS = 10 Vdc, PEAK IL = 4.5 Apk, L = 10 mH, RG = 25 Ω)		101	
Single ruise Drain-to-Source Avalanche Energy — Starting 1 J = 23 C	LAS		1115

THERMAL CHARACTERISTIC	S
------------------------	---

Thermal Resistance — Junction to Case	R _θ JC	1.0	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Preferred devices are Motorola recommended choices for future use and best overall value.







MTP3N120E

Motorola Preferred Device

TMOS POWER FET

CASE 221A-06, Style 5 TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	2)	V(BR)DSS	1200 —	 1.28		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 1200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 1200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 7.1	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	R _{DS(on)}	—	4.0	5.0	Ohm
$\label{eq:ID} \begin{array}{l} \mbox{Drain-Source On-Voltage (V_{GS} = $(I_D = 3.0 \mbox{ Adc})$ \\ \mbox{(}I_D = 1.5 \mbox{ Adc}, \mbox{T}_J = 125^{\circ}\mbox{C}) \end{array}$	10 Vdc)	VDS(on)	_	_	18.0 15.8	Vdc
Forward Transconductance (V _{DS} =	Forward Transconductance (V_{DS} = 15 Vdc, I_{D} = 1.5 Adc)		2.5	3.1	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	2130	2980	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	1710	2390	1
Reverse Transfer Capacitance		C _{rss}	_	932	1860	1
SWITCHING CHARACTERISTICS (2	2)					•
Turn-On Delay Time		td(on)	_	13.6	30	ns
Rise Time	$(V_{DD} = 600 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	tr	_	12.6	30	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	35.8	70	1
Fall Time		t _f	_	20.7	40	1
Gate Charge		QT	—	31	40	nC
	(V _{DS} = 600 Vdc, I _D = 3.0 Adc,	Q1	_	8.0	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q2		11		1
		Q3		14		1
SOURCE-DRAIN DIODE CHARACT	TERISTICS	1	L		L	
Forward On–Voltage	(I _S = 3.0 Adc, V _{GS} = 0 Vdc) (I _S = 3.0 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.80 0.65	1.0	Vdc
Reverse Recovery Time		t _{rr}	_	394	_	ns
	$(l_{S} = 3.0 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta	_	118	_	1
	$dI_{S}/dt = 100 \text{ A/}\mu\text{s}$	tb	_	276	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	2.11	_	μC
INTERNAL PACKAGE INDUCTANC	1				1	
Internal Drain Inductance		LD				nH
(Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)			3.5 4.5		
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTP3N120E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



Figure 15. The AC Input/Filter Circuit Section



Figure 16. The DC/DC Converter Circuit Section

Product Preview **TMOS E-FET** ™ **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





CASE 221A-06, Style 5 TO-220AB

MTP4N40E

Motorola Preferred Device

TMOS POWER FET

4.0 AMPERES

400 VOLTS

RDS(on) = 1.8 OHM

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	400	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	400	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	4.0 2.9 12	Adc Apk
Total Power Dissipation Derate above 25°C	PD	74 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 8.0 Apk, L = TBD mH, R _G = 25 Ω)	E _{AS}	TBD	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP4N40E

ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•		•
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge :)	V(BR)DSS	400 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 —	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 2.0 Adc)	R _{DS(on)}	_	—	1.8	Ohms
Drain-to-Source On-Voltage (V _{GS} ($I_D = 4.0 \text{ Adc}$) ($I_D = 2.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	s = 10 Vdc)	VDS(on)	_		12 10	Vdc
Forward Transconductance (VDS = 15 Vdc, ID = 2.0 Adc)		9FS	TBD	TBD	—	mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	—	TBD	TBD	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	TBD	TBD	
Reverse Transfer Capacitance		C _{rss}	_	TBD	TBD	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	TBD	TBD	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	tr	—	TBD	TBD	
Turn–Off Delay Time	$R_G = 9.1 \Omega$	^t d(off)	—	TBD	TBD	1
Fall Time	-	t _f	—	TBD	TBD	
Gate Charge		QT	_	TBD	80	nC
	(V _{DS} = 320 Vdc, I _D = 4.0 Adc,	Q ₁	_	TBD	_	
	$V_{GS} = 10 V dc)$	Q2	_	TBD	_	
		Q3		TBD		
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	TBD TBD	TBD —	Vdc
Reverse Recovery Time		t _{rr}	_	TBD		ns
	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		TBD		
	dl _S /dt = 100 A/µs)	tb		TBD	_	
Reverse Recovery Stored Charge		Q _{RR}		TBD		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		TBD TBD		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	TBD	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



 Avalanche Energy Capability Specified at Elevated Temperature

MAXIMUM RATINGS (Tc = 25° C unless otherwise noted)

- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



W_{DSR} (2)

Motorola Preferred Device

MTP4N50E

TMOS POWER FET 4.0 AMPERES 500 VOLTS RDS(on) = 1.5 OHMS



CASE 221A-06, Style 5 TO-220AB

7.4

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	500	Vdc
Gate–Source Voltage — Continuous — Non–repetitive	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D I _{DM}	4.0 10	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS	(T _J < 150°C)		-
Single Pulse Drain–to–Source Avalanche Energy — $T_J = 25^{\circ}C$ — $T_J = 100^{\circ}C$	W _{DSR} (1)	280 44	mJ

THERMAL CHARACTERISTICS

Repetitive Pulse Drain-to-Source Avalanche Energy

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

(1) V_{DD} = 50 V, I_D = 4.0 A

(2) Pulse Width and frequency is limited by $T_J(max)$ and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP4N50E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \ \mu Adc$)	ge	V(BR)DSS	500	—	—	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 400 \text{ V}, V_{GS} = 0, T_J = 123$	5°C)	IDSS	_		0.25 1.0	mAdc
Gate-Body Leakage Current, Forv	vard ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF		—	100	nAdc
Gate-Body Leakage Current, Rev	erse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR		—	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) (T _J = 125°C)		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 2.0 A)	R _{DS(on)}		1.3	1.5	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 4.0 \text{ Adc})$ $(I_D = 2.0 \text{ A}, T_J = 100^{\circ}\text{C})$	10 Vdc)	V _{DS(on)}			7.5 6.0	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 2.0 A)	9FS	1.5	—	_	mhos
DYNAMIC CHARACTERISTICS				1		
Input Capacitance		C _{iss}		775	—	pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	C _{oss}		84	—	
Transfer Capacitance		C _{rss}		19	—	
SWITCHING CHARACTERISTICS*						
Turn–On Delay Time		^t d(on)		24	—	ns
Rise Time	$(V_{DD} = 250 \text{ V}, \text{ I}_{D} \approx 4.0 \text{ A},$	t _r	_	34	—	
Turn–Off Delay Time	$V_{GS(on)} = 10 \text{ V}$	^t d(off)	—	60	—	
Fall Time		t _f	—	36	—	
Total Gate Charge		Qg	_	27	32	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_{D} = 4.0 \text{ A}, V_{CS} = 10 \text{ V})$	Qgs	—	3.5	—	
Gate-Drain Charge		Qgd		14	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS	•				
Forward On–Voltage		V _{SD}	—	—	1.4	Vdc
Forward Turn–On Time	(I _S = 4.0 A, di/dt = 100 A/µs)	ton	_	**	—	ns
Reverse Recovery Time		t _{rr}	_	—	760	
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the contact scre (Measured from the drain lead 0.	w on tab to center of die) 25″ from package to center of die)	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		L _S		7.5		

* Indicates Pulse Test: Pulse Width = 300 μs Max, Duty Cycle \leq 2.0%. ** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



MTP4N50E

SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 9. Resistive Switching Time Variation versus Gate Resistance





COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 14 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 13 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of IFM, peak V_{DS} or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.



Figure 13. Commutating Safe Operating Area (CSOA)

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/µs.



Figure 15. Commutating Waveforms



Figure 14. Commutating Safe Operating Area Test Circuit



Figure 16. Unclamped Inductive Switching Test Circuit



Figure 17. Unclamped Inductive Switching Waveforms





* Note: The Mirror is shorted to the Kelvin terminal for this test.



td(on) $t_{d(on)}$ OUTPUT, V_{out} INVERTED 10% 90% 90% 90% 90% 90% 90% 90% 90% 50% 50% 90% 50%50%

Figure 19. Switching Waveforms



 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%

Figure 20. Gate Charge Test Circuit

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





Motorola Preferred Device

MTP4N80E

TMOS POWER FET 4.0 AMPERES 800 VOLTS RDS(on) = 3.0 OHM



TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	800	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	800	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	4.0 2.9 12	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 8.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	320	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.0 63	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP4N80E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Characteristic		Symbol	Min	ayT	Max	Unit
OFF CHARACTERISTICS		-,		-71-		
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	,	V(BR)DSS	800 —	 1.02		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)	VGS(th)	2.0	3.0 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	R _{DS(on)}	—	1.95	3.0	Ohm
Drain–Source On–Voltage (V_{GS} = 1 (I_D = 4.0 Adc) (I_D = 2.0 Adc, T_J = 125°C)	0 Vdc)	V _{DS(on)}		8.24 —	12 10	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 2.0 Adc)	9FS	2.0	4.3	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1320	2030	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	187	400	1
Reverse Transfer Capacitance		C _{rss}	—	72	160	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	13	30	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_{D} = 4.0 \text{ Adc},$	t _r	—	36	90	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	40	80	1
Fall Time		t _f	—	30	75	1
Gate Charge		QT	—	36	80	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 4.0 Adc,	Q ₁	—	7.0	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	16.5	_	1
		Q ₃	_	12	_	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.812 0.7	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	557	—	ns
(See Figure 14)	(I _S = 4.0 Adc, V _{GS} = 0 Vdc,	ta	—	100	_	
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	—	457	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	2.33	_	μC
INTERNAL PACKAGE INDUCTANCI	Ē					
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	—	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTP4N80E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTP4N80E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



MTP5N40E

Motorola Preferred Device

TMOS POWER FET

5.0 AMPERES

400 VOLTS

RDS(on) = 1.0 OHM

CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)			
Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	400	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate–Source Voltage — Continuous — Non–repetitive	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D IDM	5.0 12	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C		75 0.6	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{stg}	-55 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (TJ < 150	l°C)		
Single Pulse Drain–to–Source Avalanche Energy — TJ = 25°C	W _{DSR} (1)	290	mJ

Single Pulse Drain–to–Source Avalanche Energy — TJ = 25°C	W _{DSR} (1)	290	mJ
— TJ = 100°C		46	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSR} (2)	7.4	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

(1) V_{DD} = 50 V, I_D = 5.0 A

(2) Pulse Width and frequency is limited by T_J(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP5N40E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		1	1	
Drain-to-Source Breakdown Volta ($V_{GS} = 0$, $I_D = 250 \ \mu Adc$)	ge	V _(BR) DSS	400	—	_	Vdc
Zero Gate Voltage Drain Current (V_{DS} = 400 V, V_{GS} = 0) (V_{DS} = 320 V, V_{GS} = 0, T_J = 12	5°C)	IDSS	_		0.25 1.0	mAdc
Gate-Body Leakage Current, Forv	vard ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF	—	—	100	nAdc
Gate-Body Leakage Current, Rev	erse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR	—	—	100	nAdc
ON CHARACTERISTICS*		•				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μ Adc) (T _J = 125°C)		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I_D = 2.5 Adc)	R _{DS(on)}	—	0.8	1.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 5.0 \text{ A})$ ($I_D = 2.5 \text{ A}$, T _J = 100°C)	10 Vdc)	V _{DS(on)}			6.2 5.0	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 2.5 Adc)	9FS	2.0	—	_	mhos
DYNAMIC CHARACTERISTICS		1				
Input Capacitance		C _{iss}	—	775	—	pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	C _{OSS}	—	96	—	1
Transfer Capacitance		C _{rss}	—	22	—	1
SWITCHING CHARACTERISTICS*						
Turn–On Delay Time		^t d(on)	_	24	—	ns
Rise Time	$(V_{DD} = 250 \text{ V}, \text{ I}_{D} \approx 5.0 \text{ A},$	tr	—	34	—	
Turn–Off Delay Time	$V_{GS(on)} = 10 V$	^t d(off)	_	60	—	
Fall Time		t _f	—	36	-	
Total Gate Charge		Qg	—	27	32	nC
Gate-Source Charge	$(V_{DS} = 320 \text{ V}, \text{ I}_{D} = 5.0 \text{ A}, V_{CS} = 10 \text{ V})$	Qgs	—	3.5	—	
Gate-Drain Charge		Qgd	—	14	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS*	- -				
Forward On–Voltage		V _{SD}	_	—	1.4	Vdc
Forward Turn–On Time	(I _S = 5.0 A, di/dt = 100 A/µs)	ton		**		ns
Reverse Recovery Time		t _{rr}	_	—	660	
INTERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance (Measured from the contact scree (Measured from the drain lead 0.	w on tab to center of die) 25″ from package to center of die)	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	L _S		7.5	_	

* Indicates Pulse Test: Pulse Width = 300 μs Max, Duty Cycle \leq 2.0%. ** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS


MTP5N40E

SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area



Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 14 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain–to–source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source–drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.



Figure 13. Commutating Safe Operating Area (CSOA)

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/µs.



Figure 15. Commutating Waveforms



Figure 14. Commutating Safe Operating Area Test Circuit



Figure 16. Unclamped Inductive Switching Test Circuit



Figure 17. Unclamped Inductive Switching Waveforms





* Note: The Mirror is shorted to the Kelvin terminal for this test.



td(on) $t_{d(on)}$ OUTPUT, V_{out} INVERTED 10% 90% 90% 90% 90% 90% 90% 90% 90% 50% 50% 90% 50%50%

Figure 19. Switching Waveforms



 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%

Figure 20. Gate Charge Test Circuit

Designer's[™] Data Sheet **TMOS V Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	V _{GS} V _{GSM}	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	5 4 18	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	40 0.27	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 5 Apk, L = 10 mH, R _G = 25Ω)	EAS	125	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	3.75 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.





MTP5P06V

Motorola Preferred Device

CASE 221A-06, Style 5 TO-220AB

MTP5P06V

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

$ \begin{array}{ c c c c c c } \hline OF CHARACTERISTICS & V(BR)DSS & 0 & - & - & - & - & - & - & - & - & -$	Cha	racteristic	Symbol	Min	Тур	Max	Unit
	OFF CHARACTERISTICS				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	Drain-Source Breakdown Voltage		V(BR)DSS				Vdc
$\begin{tabular}{ c $	$(V_{GS} = 0 \text{ Vdc}, I_D = 0.25 \text{ mAdc})$	N N N N N N N N N N N N N N N N N N N		60		—	m)//0C
)			61.2		mv/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2 ero Gate Voltage Drain Current (VDS = 60 Vdc, VGS = 0 Vdc)		IDSS		_	10	μAdc
	$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J}$	= 150°C)		—	—	100	
$ \begin{array}{ $	Gate–Body Leakage Current (V _{GS}	= ± 15 Vdc, V _{DS} = 0 Vdc)	IGSS	_	_	100	nAdc
	ON CHARACTERISTICS (1)					-	
	Gate Threshold Voltage		V _{GS(th)}				Vdc
	(VDS = VGS, ID = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)		2.0	2.8 4.7	4.0	mV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 2.5 Adc)	RDS(on)		0.34	0.45	Ohm
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Drain–Source On–Voltage		VDS(on)				Vdc
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc})$			—	—	2.7	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$(V_{GS} = 10 \text{ Vdc}, I_{D} = 2.5 \text{ Adc}, I_{J}$	= 150°C)			_	2.6	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Forward Transconductance (V _{DS} = 15 Vdc, I _D = 2.5 Adc)		9FS	1.5	3.6	_	Mhos
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	DYNAMIC CHARACTERISTICS						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input Capacitance		C _{iss}	_	367	510	pF
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	140	200	
SWITCHING CHARACTERISTICS (2) Turm-On Delay Time (VDD = 30 Vdc, ID = 5 Adc, VGS = 10 Vdc, RG = 9.1 Q) td(on) - 11 20 ns Rise Time (VDD = 30 Vdc, ID = 5 Adc, VGS = 10 Vdc, RG = 9.1 Q) tr - 26 50 1 Fall Time (VDD = 30 Vdc, ID = 5 Adc, VGS = 10 Vdc, RG = 9.1 Q) tr - 17 30 - Gate Charge (See Figure 8) (VDS = 48 Vdc, ID = 5 Adc, VGS = 10 Vdc) QT - 12 20 nC Q2 - 5.0 - - - - - SOURCE-DRAIN DIODE CHARACTERISTICS -	Transfer Capacitance		C _{rss}	_	29	60	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	SWITCHING CHARACTERISTICS (2	2)					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–On Delay Time		^t d(on)		11	20	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 5 \text{ Adc},$	tr	—	26	50	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	17	30	
$ \begin{array}{ c c c c c c c } \hline Gate Charge (See Figure 8) \\ \hline (V_{DS} = 48 \ Vdc, \ I_{D} = 5 \ Adc, \ V_{GS} = 10 \ Vdc) \\ \hline Q_1 & - & 3.0 & - \\ \hline Q_2 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline & & & & \\ \hline SOURCE-DRAIN DIODE CHARACTERISTICS \\ \hline Forward On-Voltage & (I_S = 5 \ Adc, \ V_{GS} = 0 \ Vdc) \\ (I_S = 5 \ Adc, \ V_{GS} = 0 \ Vdc, \ T_J = 150^\circ C) \\ \hline & & & & \\ \hline Reverse Recovery Time & (I_S = 5 \ Adc, \ V_{GS} = 0 \ Vdc, \ dI_S/dt = 100 \ A/\mu s) \\ \hline \hline Reverse Recovery Stored Charge & (I_S = 5 \ Adc, \ V_{GS} = 0 \ Vdc, \ dI_S/dt = 100 \ A/\mu s) \\ \hline \hline Internal Drain Inductance & \\ \hline (Measured from the drain lead 0.25'' from package to center of die) \\ \hline Internal Source Inductance & \\ \hline (Measured from the source lead 0.25'' from package to source bond pad) \\ \hline \end{array} \begin{array}{c} Q_T & - & 1.2 & 20 \\ \hline Q_1 & - & 3.0 & - \\ \hline Q_2 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline \hline Q_1 & - & 3.5 & - \\ \hline P_1 & P_2 & P_2 & P_2 & \\ \hline P_1 & P_2 & P$	Fall Time	-	t _f		19	40	
$ \begin{array}{ c c c c c } & (V_{DS} = 48 \ Vdc, \ I_{D} = 5 \ Adc, \\ V_{GS} = 10 \ Vdc) \end{array} & \hline \begin{array}{c c c c c c } & Q_1 & - & 3.0 & - & \\ \hline Q_2 & - & 5.0 & - & \\ \hline Q_3 & - & 5.0 & - & \\ \hline Q_3 & - & 5.0 & - & \\ \hline Q_3 & - & 5.0 & - & \\ \hline \end{array} \\ \hline \begin{array}{c c c c c c c c c c c c c c c c c c c $	Gate Charge		QT	_	12	20	nC
$\begin{array}{ c c c c c } \hline V_{GS} = 10 \ V_{dC} \end{pmatrix} & \hline Q_2 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline Q_3 & - & 5.0 & - \\ \hline \\ \hline \end{array}$	(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 5 Adc,	Q ₁	_	3.0	_	
Q3-5.0-SOURCE-DRAIN DIODE CHARACTERISTICSForward On-Voltage $(I_S = 5 \text{ Adc, } V_{GS} = 0 \text{ Vdc})$ $(I_S = 5 \text{ Adc, } V_{GS} = 0 \text{ Vdc}, T_J = 150°C)$ VSD-1.72 1.34 3.5 $-$ VdcReverse Recovery Time $(I_S = 5 \text{ Adc, } V_{GS} = 0 \text{ Vdc,} dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{rr} -97-nsReverse Recovery Stored Charge $(I_S = 5 \text{ Adc, } V_{GS} = 0 \text{ Vdc,} dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_b -24-Reverse Recovery Stored Charge Q_{RR} -0.42- μC INTERNAL PACKAGE INDUCTANCEInternal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25″ from package to center of die) L_S -7.5-nHInternal Source Inductance (Measured from the source lead 0.25″ from package to source bond pad) L_S -7.5-nH		$V_{GS} = 10 \text{ Vdc})$	Q2		5.0	_	
SOURCE-DRAIN DIODE CHARACTERISTICSForward On-Voltage $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$ V_{SD} $ 1.72$ 1.34 3.5 $ V_{CC}$ Reverse Recovery Time $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{frr} $ 97$ $ ns$ Reverse Recovery Stored Charge $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_b $ 24$ $-$ Reverse Recovery Stored Charge $U_S = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A/}\mu\text{s}$ t_b $ 24$ $-$ Internal Drain Inductance (Measured from contact screw on tab to center of die) L_D $ 3.5$ 4.5 $-$ Internal Source Inductance (Measured from the drain lead $0.25''$ from package to center of die) L_S $ 7.5$ $-$ Internal Source Inductance (Measured from the source lead $0.25''$ from package to source bond pad) L_S $ 7.5$ $ nH$			Q ₃		5.0	_	
$\begin{tabular}{ c c c c c c c c c c c c c $	SOURCE-DRAIN DIODE CHARACT	ERISTICS				1	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Forward On–Voltage	$(l_{S} = 5 \text{ Adc} \text{ V}_{CS} = 0 \text{ Vdc})$	V _{SD}				Vdc
$\begin{tabular}{ c c c c c c c } \hline Reverse Recovery Time & I_{1C} & I_{1		$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		_	1.72 1.34	3.5	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Reverse Recovery Time		trr		97		ns
$ \begin{array}{ c c c c c c } \hline (IS = 5 \text{ Adc}, VGS = 0 \text{ Vdc}, \\ dIS/dt = 100 \text{ A}/\mu \text{s}) \end{array} & \begin{array}{ c c c c c } \hline ta & 10 & 10 \\ \hline tb & - & 24 & - \\ \hline Q_{RR} & - & 0.42 & - & \mu \text{C} \\ \hline \textbf{NTERNAL PACKAGE INDUCTANCE} \end{array} \\ \hline \textbf{Internal Drain Inductance} & & & & & & \\ \hline (Measured from contact screw on tab to center of die) & & & & & & & \\ \hline (Measured from the drain lead 0.25'' from package to center of die) & & & & & & & & & \\ \hline \textbf{Internal Source Inductance} & & & & & & & & & & & & & \\ \hline \textbf{Internal Source Inductance} & & & & & & & & & & & & & & & & & \\ \hline \textbf{Internal Source Inductance} & & & & & & & & & & & & & & & & & & &$			t _a		73		
Internal Drain Inductance (Measured from the drain lead 0.25" from package to source bond pad) Lp - 3.5 - nH		$(I_{S} = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	tı.		24		
INTERNAL PACKAGE INDUCTANCE Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die) LD - 3.5 - nH Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad) LS - 7.5 - nH	Reverse Recovery Stored Charge	6			0.42		шС
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die) LD - 3.5 - nH Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad) LS - 7.5 - nH		E	<u>~</u> KK		0.72		μΟ
(Measured from contact screw on tab to center of die) - 3.5 - - 3.5 - <td>Internal Drain Inductance</td> <td>E</td> <td>Lo</td> <td></td> <td></td> <td></td> <td>nH</td>	Internal Drain Inductance	E	Lo				nH
Internal Source Inductance LS - 7.5 - nH (Measured from the source lead 0.25" from package to source bond pad)	(Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)		_	3.5 4.5	_	
	Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP5P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





MTP6N60E





CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	600	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	6.0 4.6 18	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 2.0 Apk, L = 10 mH, R _G = 25Ω)	E _{AS}	405	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP6N60E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 μAdc) Temperature Coefficient (Positive	e)	V(BR)DSS	600 —	 689		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{ T}$	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						_
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0	3.0 7.1	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V _{GS} = 10 Vdc, I_D = 3.0 Adc)	R _{DS(on)}	_	0.94	1.2	Ohms
$ Drain-to-Source On-Voltage \\ (V_{GS} = 10 Vdc, I_D = 6.0 Adc) \\ (V_{GS} = 10 Vdc, I_D = 3.0 Adc, T_J $	= 125°C)	VDS(on)		6.0 —	8.6 7.6	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 3.0 Adc)	9FS	2.0	5.5	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	1498	2100	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	158	220	
Reverse Transfer Capacitance		C _{rss}	_	29	60	
SWITCHING CHARACTERISTICS (2)					•
Turn–On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$(V_{DS} = 300 \text{ Vdc}, I_{D} = 6.0 \text{ Adc},$	tr	—	19	40	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	40	80	
Fall Time	-	t _f	—	26	55	
Gate Charge		QT	_	35.5	50	nC
	(V _{DS} = 300 Vdc, I _D = 6.0 Adc,	Q ₁		8.1	_	
	$V_{GS} = 10 V dc)$	Q2		14.1	_	
		Q3		15.8		
SOURCE-DRAIN DIODE CHARACT	TERISTICS	I			L	
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.83 0.72	1.2	Vdc
Reverse Recovery Time		t _{rr}		266	_	ns
	$(I_{S} = 6.0 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta		166	_	
	$dI_S/dt = 100 \text{ A}/\mu\text{s})$	tb		100	_	
Reverse Recovery Stored Charge		Q _{RR}		2.5		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance		LD				nH
(Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)			3.5 4.5		
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

25°C

5.5

10

12

6.0

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 5. On-Resistance Variation with Temperature

50

TJ, JUNCTION TEMPERATURE (°C)

-50

-25

0

25

75

100

125

150

0

100

200

Figure 6. Drain–To–Source Leakage **Current versus Voltage**

300

VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

400

500

600

MTP6N60E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







V_{DS}, DRAIN–TO–SOURCE VOLTAGE (VOLTS)

Figure 7b. High Voltage Capacitance Variation

MTP6N60E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





MTP6P20E

Motorola Preferred Device

TMOS POWER FET 6.0 AMPERES 200 VOLTS RDS(on) = 1.0 OHM



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	200	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D ID I _{DM}	6.0 3.9 21	Adc Apk
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 6.0 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	180	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP6P20E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-		-		
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	.)	V(BR)DSS	200 —	211		Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 200 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 200 Vdc, V _{GS} = 0 Vdc, T	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.1 4.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 3.0 Adc)	R _{DS(on)}	—	0.81	1.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 6.0 \text{ Adc})$ $(I_D = 3.0 \text{ Adc}, T_J = 125^{\circ}\text{C})$	10 Vdc)	VDS(on)	_	6.0 —	7.2 6.3	Vdc
Forward Transconductance (VDS =	= 8.0 Vdc, I _D = 3.0 Adc)	9FS	1.5	3.8	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	540	750	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	128	180	
Reverse Transfer Capacitance		C _{rss}	_	40	90	
SWITCHING CHARACTERISTICS (2	2)	-		-		
Turn–On Delay Time		^t d(on)	_	12	25	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	tr	—	32	65	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	24	50	
Fall Time		t _f	—	16	30	
Gate Charge		QT	_	22	30	nC
(See Figure 8)	(V _{DS} = 160 Vdc, I _D = 6.0 Adc,	Q ₁	_	4.0	_	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	11	_	
		Q ₃	_	9.0	_	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD	_	2.8 2.6	4.0	Vdc
Reverse Recovery Time		t _{rr}	_	188	_	ns
(See Figure 14)	$(l_{S} = 6.0 \text{ Adc} \text{ V}_{CS} = 0 \text{ Vdc}$	ta		152		
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb		36		
Reverse Recovery Stored Charge		Q _{RR}	_	1.595	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 3. On-Resistance versus Drain Current and Temperature



Figure 5. On-Resistance Variation with Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

MTP6P20E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP6P20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





CASE 221A–06, Style 5 TO–220AB

MTP7N20E

Motorola Preferred Device

TMOS POWER FET

7.0 AMPERES

200 VOLTS

RDS(on) = 0.70 OHMS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	200	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	200	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID I _{DM}	7.0 3.8 21	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, Peak I _L = 7.0 Adc, L = 10 mH, R _G = 25 Ω)	EAS	74	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

MTP7N20E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		<u>.</u>		-		-
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (positive	ge)	V(BR)DSS	200 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T$	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (negativ	e)	VGS(th)	2.0 —	3.1 7.1	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 3.5 Adc)	R _{DS(on)}	—	0.46	0.7	Ohm
$ Drain-to-Source On-Voltage \\ (V_{GS} = 10 Vdc, I_D = 7.0 Adc) \\ (V_{GS} = 10 Vdc, I_D = 3.5 Adc, T_J $	= 125°C)	VDS(on)		3.4 —	5.9 5.1	Vdc
Forward Transconductance (VDS =	= 14 Vdc, I _D = 3.5 Adc)	9 _{FS}	1.5	—	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{iss}	—	342	480	pF
Output Capacitance		C _{OSS}	—	92	130	
Reverse Transfer Capacitance	r = 1.0 (m 12)	C _{rss}	—	27	55	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	8.8	17.6	ns
Rise Time	(V _{DD} = 100 Vdc, I _D = 7.0 Adc,	t _r	—	29	58	
Turn–Off Delay Time	V_{GS} = 10 Vdc, R_g = 9.1 Ω)	^t d(off)	—	22	44	
Fall Time		t _f	—	20	40.8	
Gate Charge		QT	—	13.7	21	nC
(See Figure 8)	(V _{DS} = 160 Vdc, I _D = 7.0 Adc,	Q ₁	—	3.3		
	$V_{GS} = 10 V dc)$	Q2	_	6.6	—	
		Q ₃	—	5.9	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.02 0.9	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	138	_	ns
(See Figure 14)	$(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	93	_	1
	$dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	t _b	_	45	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.74	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad.)	L _S		7.5		

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperature.

-55°C

TYPICAL ELECTRICAL CHARACTERISTICS

14

 $V_{DS} \stackrel{l}{\geq} 10 V$









Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

MTP7N20E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP7N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



 Avalanche Energy Capability Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



CASE 221A-06, Style 5 TO-220AB

MTP8N50E

TMOS POWER FET

8.0 AMPERES

500 VOLTS

R_{DS(on)} = 0.8 OHM

,						
Rating	Symbol	Value	Unit			
Drain–Source Voltage	V _{DSS}	500	Vdc			
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	500	Vdc			
Gate–Source Voltage — Continuous — Non–repetitive	VGS VGSM	±20 ±40	Vdc Vpk			
Drain Current — Continuous — Pulsed	I _D IDM	8.0 24	Adc			
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C			
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C			
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (TJ < 150°C)						
Single Pulse Drain-to-Source Avalanche Energy – $T_J = 25^{\circ}C$ – $T_J = 100^{\circ}C$ Repetitive Pulse Drain-to-Source Avalanche Energy	WDSR(1)	510 82 13	mJ			
	1D3K(Z)					

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _{θJC}	1.0	°C/W
— Junction to Ambient	R _{θJA}	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

(1) $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8.0 \text{ A}$

(2) Pulse Width and frequency is limited by $T_J(max)$ and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTP8N50E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•			ı	1
Drain–to–Source Breakdown Voltag (V _{GS} = 0, I _D = 250 μAdc)	e	V(BR)DSS	500	—	—	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 400 \text{ V}, V_{GS} = 0, T_J = 125)$;°C)	IDSS	_		0.25 1.0	mAdc
Gate–Body Leakage Current — For	ward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF	—	—	100	nAdc
Gate-Body Leakage Current - Rev	verse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR		—	100	nAdc
ON CHARACTERISTICS*		•		•		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) (T _J = 125°C)		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain-to-Source On-Resista	nce (V_{GS} = 10 Vdc, I_D = 4.0 Adc)	R _{DS(on)}	_	0.67	0.8	Ohm
Drain-to-Source On-Voltage (V _{GS} ($I_D = 8.0$ Adc) ($I_D = 4.0$ Adc, T _J = 100°C)	= 10 Vdc)	V _{DS(on)}			7.2 6.4	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 4.0 Adc)	9FS	4.0	—	—	mhos
DYNAMIC CHARACTERISTICS		•		•		
Input Capacitance		C _{iss}	—	1200	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{oss}	—	176	—	1
Transfer Capacitance	- ,	C _{rss}	—	72	—	1
SWITCHING CHARACTERISTICS*						
Turn–On Delay Time		^t d(on)		25	—	ns
Rise Time	$(V_{DD} = 250 \text{ V}, \text{ I}_{D} = 8.0 \text{ A},$	t _r		36	—	
Turn–Off Delay Time	$V_{GS(on)} = 10 V$	^t d(off)	_	75	—	
Fall Time		t _f	—	30	-	
Total Gate Charge		Qg	_	46	63	nC
Gate-Source Charge	(V _{DS} = 400 V, I _D = 8.0 A, V _{CS} = 10 V)	Qgs	—	10	—	
Gate-Drain Charge		Q _{gd}	_	24	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS			•		
Forward On–Voltage		V _{SD}	—	-	2.0	Vdc
Forward Turn–On Time	$(I_S = 8.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s})$	ton	—	**	—	ns
Reverse Recovery Time		t _{rr}	_	700	—	
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from screw on tab to o (Measured from the drain lead 0.2	center of die) 23" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS		7.5	—	

 * Indicates Pulse Test: Pulse Width = 300 $\mu s,$ Duty Cycle = 2.0%. ^** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



MTP8N50E

SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM}, peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.



Figure 12. Commutating Safe Operating Area (CSOA)



Figure 14. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Waveforms



Figure 13. Commutating Safe Operating Area Test Circuit



Figure 15. Unclamped Inductive Switching Waveforms

MTP8N50E





 V_{in} = 15 V_{pk} ; PULSE WIDTH \leq 100 μ s, DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





Ŵ

MTP9N25E

Motorola Preferred Device

TMOS POWER FET

9.0 AMPERES

250 VOLTS

RDS(on) = 0.45 OHM

CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	250	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	9.0 5.7 32	Adc Apk
Total Power Dissipation Derate above 25°C	PD	80 0.64	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, Peak I _L = 9.0 Apk, L = 3.0 mH, R _G = 25 Ω)	EAS	122	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.56 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

MTP9N25E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	250 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient (Negative)		VGS(th)	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 4.5 Adc)		R _{DS(on)}	—	0.37	0.45	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 9.0 Adc) (V _{GS} = 10 Vdc, I _D = 4.5 Adc, T _J = 125°C)		V _{DS(on)}		3.5 —	5.4 4.7	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_D = 4.5 Adc)		9FS	3.0	5.2	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	_	783	1100	pF
Output Capacitance		C _{OSS}	—	144	200	
Reverse Transfer Capacitance		C _{rss}	—	32	65	
SWITCHING CHARACTERISTICS (2)					•
Turn–On Delay Time	$(V_{DD} = 125 \text{ Vdc}, \text{ ID} = 9.0 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}, \\ R_G = 9.1 \Omega)$	^t d(on)	—	10	20	ns
Rise Time		t _r	—	36	70	
Turn–Off Delay Time		^t d(off)	—	27	55	
Fall Time		t _f	—	26	50	
Gate Charge (See Figure 8)	(V _{DS} = 200 Vdc, I _D = 9.0 Adc, V _{GS} = 10 Vdc)	QT	_	26	40	nC
		Q ₁	_	4.8	—	1
		Q ₂	_	12.7	—	
		Q ₃	_	9.2	_	
SOURCE-DRAIN DIODE CHARACTERISTICS						
Forward On–Voltage (1)	$(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 9.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.9 0.81	1.5 —	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 9.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _{rr}	_	191		ns
		ta	_	126	—	
		tb	_	65	_	
Reverse Recovery Stored Charge		Q _{RR}	_	1.387	_	μC
INTERNAL PACKAGE INDUCTANCI		L				
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25 ["] / _" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage
MTP9N25E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP9N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS IV Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-tosource diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





MTP10N10E

TMOS POWER FETs 10 AMPERES 100 VOLTS RDS(on) = 0.25 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate-Source Voltage	VGS	±20	Vdc
Drain Current — Continuous — Pulsed	I _D I _{DM}	10 25	Adc
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	°C
	•	-	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTP10N10E

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS		I	1		1
Drain–Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25$ mA)		V _(BR) DSS	100	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS} , V_{GS} = 0) (V_{DS} = 0.8 Rated V_{DSS} , V_{GS} = 0,	TJ = 125°C)	IDSS		10 80	μΑ
Gate-Body Leakage Current, Forward	l (V _{GSF} = 20 Vdc, V _{DS} = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse	e (V _{GSR} = 20 Vdc, V _{DS} = 0)	IGSSR	_	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.0$ mA) $T_J = 100^{\circ}C$	Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 1.0 \text{ mA})$ $T_{J} = 100^{\circ}C$		2.0 1.5	4.5 4.0	Vdc
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 5.0 Adc)	R _{DS(on)}	—	0.25	Ohm
Drain–Source On–Voltage (V _{GS} = 10 V) (I _D = 10 Adc) (I _D = 5.0 Adc, T _J = 100°C)		V _{DS(on)}		2.7 2.4	Vdc
Forward Transconductance (V _{DS} = 15	5 V, I _D = 5.0 A)	g _{FS}	4.0	—	mhos
DRAIN-TO-SOURCE AVALANCHE CH	IARACTERISTICS	-			
	he Energy See Figures 14 and 15 Single Pulse, Non–repetitive) P.W. \leq 200 µs, Duty Cycle \leq 1%) C, P.W. \leq 200 µs, Duty Cycle \leq 1%)	WDSR	 	60 100 40	mJ
DYNAMIC CHARACTERISTICS					
Input Capacitance	(VDS = 25 V. VGS = 0,	C _{iss}	—	600	pF
Output Capacitance	f = 1.0 MHz)	C _{oss}	—	400	
Reverse Transfer Capacitance	See Figure 16	C _{rss}	—	100	
SWITCHING CHARACTERISTICS* (T _J	= 100°C)				
Turn-On Delay Time		^t d(on)	—	50	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_D = 5.0 \text{ A},$	t _r	—	80	
Turn–Off Delay Time	See Figure 9	^t d(off)	—	100	
Fall Time		t _f	—	80	
Total Gate Charge	(Vps = 0.8 Rated Vpss.	Qg	15 (Typ)	30	nC
Gate–Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Q _{gs}	8.0 (Typ)	_]
Gate-Drain Charge	See Figures 17 and 18	Q _{gd}	7.0 (Typ)	_	
SOURCE-DRAIN DIODE CHARACTER	RISTICS*				_
Forward On–Voltage		V _{SD}	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time	(IS = Rated ID) $V_{GS} = 0)$	ton	Limited	by stray ind	uctance
Reverse Recovery Time		t _{rr}	70 (Тур)	_	ns
INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw of (Measured from the drain lead 0.25)	n tab to center of die) ′ from package to center of die)	Ld	3.5 (Typ) 4.5 (Typ)	_	nH
Internal Source Inductance (Measured from the source lead 0.2	5" from package to source bond pad)	L _S	7.5 (Тур)	_	

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 9. Resistive Switching Time versus Gate Resistance



Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of IFM, peak VDS or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{IT} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/µs.







Figure 14. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Waveforms



Figure 13. Commutating Safe Operating Area Test Circuit



Figure 15. Unclamped Inductive Switching Waveforms

MTP10N10E



Figure 17. Gate Charge versus Gate–To–Source Voltage



 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

Designer's[™] Data Sheet Logic Level TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





CASE 221A–06, Style 5 TO–220AB

MTP10N10EL

Motorola Preferred Device

TMOS POWER FET

10 AMPERES

100 VOLTS

RDS(on) = 0.22 OHMS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	100	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	±15 ±20	Vdc Vpk
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 100^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu s$)	I _D ID I _{DM}	10 6.0 35	Adc Apk
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$ Total Power Dissipation @ $T_C = 25^{\circ}C$ (1)		40 0.32 1.75	Watts W/°C Watts
Operating and Storage Temperature Range		-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 10 Adc, L = 1.0 mH, R _G = 25Ω)		50	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾	R _θ JC R _θ JA R _θ JA	3.13 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP10N10EL

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Volta	ge	V(BR)DSS				Vdc
$(V_{GS} = 0 Vdc, I_D = 0.25 mAdc)$	2)		100			m\//°C
Zero Gate Voltage Drain Current	-)			115		
$(V_{DS} = 100 \text{ Vdc}, V_{CS} = 0 \text{ Vdc})$		1055	_	_	10	μλάς
$(V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Γ _J = 125°C)		—	—	100	
Gate-Body Leakage Current (VGS	$_{\rm S} = \pm 15$ Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage		VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$	nt (Nagativa)		1.0	1.45	2.0	m\//°C
Static Drain_to_Source On_Pasist	$ance (V_{OO} = 5.0 V/dc lp = 5.0 Adc)$	RDQ(au)		4.0	0.22	Ohm
Drain-to-Source On-Voltage	ance (VGS = 3.0 Vdc, ID = 3.0 Adc)	VDS(on)		0.17	0.22	Vdc
$(V_{GS} = 5.0 \text{ Vdc}, I_{D} = 10 \text{ Adc})$		VDS(01)	_	1.85	2.6	Vuo
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 5.0 \text{ Adc}, T_s$	J = 125°C)		—	—	2.3	
Forward Transconductance (V_{DS} = 8.0 Vdc, I_{D} = 5.0 Adc)		9 _{FS}	5.0	7.9	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	741	1040	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	175	250	
Reverse Transfer Capacitance		C _{rss}	—	18.9	40	
SWITCHING CHARACTERISTICS (2)	-		-	_	_
Turn–On Delay Time		^t d(on)	_	11	20	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_{D} = 10 \text{ Adc},$	tr	_	74	150	
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vdc}, \text{ R}_{g} = 9.1 \Omega$	^t d(off)	_	17	30	
Fall Time		tf	_	38	80	
Gate Charge		Q _T	_	9.3	15	nC
(See Figure 8)	$(V_{DS} = 80 \text{ Vdc}, I_{D} = 10 \text{ Adc},$	Q1		2.56		
	$V_{GS} = 5.0 V dc)$	Q2		4.4		
		Q ₃	—	4.6	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}		0.00		Vdc
	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.98	1.6	
Reverse Recovery Time		trr	_	124.7	_	ns
	$(l_{R} = 10 \text{ Adc} \text{ V}_{CR} = 0 \text{ Vdc}$	ta	_	86	_	1
	$dl_S/dt = 100 A/\mu s)$	th	_	38.7	_	1
Reverse Recovery Stored Charge	Reverse Recovery Stored Charge		_	0.539	_	μC
INTERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance		Ld				nH
(Measured from the drain lead 0	25" from package to center of die)			4.5]
Internal Source Inductance		Ls				
(Measured from the source lead 0.25" from package to source bond pad.)			- 1	7.5	-	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP10N10EL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ High Energy Power FET N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



MTP10N40E

TMOS POWER FET 10 AMPERES 400 VOLTS RDS(on) = 0.55 OHMS



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	400	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	400	Vdc
Gate–Source Voltage — Continuous — Non–repetitive		±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D IDM	10 40	Adc
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-65 to 150	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T _J < 150	°C)	-	-
Single Pulse Drain-to-Source Avalanche Energy – $T_J = 25^{\circ}C$ – $T_J = 100^{\circ}C$ Repetitive Pulse Drain-to-Source Avalanche Energy	WDSR(1)	520 83 13	mJ
	- D3R(2)		I

Thermal Resistance — Junction to Case	R _θ JC	1.0	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°C

(1) V_{DD} = 50 V, I_D = 10 A

(2) Pulse Width and frequency is limited by $T_J(max)$ and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

MTP10N40E

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Ch	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Volta (V _{GS} = 0, I _D = 0.25 mA)	ge	V(BR)DSS	400	—	-	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 400 \text{ V}, V_{GS} = 0$) ($V_{DS} = 320 \text{ V}, V_{GS} = 0, T_J = 12$	Zero Gate Voltage Drain Current $(V_{DS} = 400 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 320 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$		_		0.25 1.0	mAdc
Gate-Body Leakage Current - Fo	Gate–Body Leakage Current — Forward (V_{GSF} = 20 Vdc, V_{DS} = 0)		—	—	100	nAdc
Gate-Body Leakage Current - Re	everse (V_{GSR} = 20 Vdc, V_{DS} = 0)	IGSSR	—	—	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 0.25 \text{ mAdc})$ $(T_{.1} = 125^{\circ}C)$		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain-to-Source On-Resist	ance ($V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ A}$)	R _{DS(on)}	_	0.4	0.55	Ohms
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc) (I _D = 5.0 A) (I _D = 2.5 A, T _J = 100°C)		VDS(on)		_	6.0 4.75	Vdc
Forward Transconductance (VDS	= 15 Vdc, I _D = 5.0 A)	9FS	4.0	—	-	mhos
DYNAMIC CHARACTERISTICS		•		•		
Input Capacitance		C _{iss}	—	1570	-	pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	C _{OSS}	—	230	-]
Transfer Capacitance] , , , , , , , , , , , , , , , , , , ,	C _{rss}	—	55	-]
SWITCHING CHARACTERISTICS*						
Turn–On Delay Time		^t d(on)	_	25	—	ns
Rise Time	$(V_{DD} = 200 \text{ V}, \text{ I}_{D} \approx 10 \text{ A},$	t _r	_	37	-	
Turn–Off Delay Time	$V_{GS(on)} = 10 V$	^t d(off)	_	75	-]
Fall Time		t _f	—	31	-]
Total Gate Charge		Qg	—	46	63	nC
Gate-Source Charge	$(V_{DS} = 320 \text{ V}, \text{ I}_{D} = 10 \text{ A}, V_{CS} = 10 \text{ V})$	Qgs	—	10	-	1
Gate-Drain Charge		Q _{gd}	—	23	-	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	•				
Forward On–Voltage		V _{SD}	—	-	2.0	Vdc
Forward Turn–On Time	(I _S = 10 A, di/dt = 100 A/µs)	ton	—	**	-	ns
Reverse Recovery Time		t _{rr}	—	250	-	
INTERNAL PACKAGE INDUCTAN	E					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		Ld	_	3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	L _S	—	7.5	-	nH

* Pulse Test: Pulse Width = 300 $\mu s,$ Duty Cycle \leq 2.0%.

** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM}, peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T_{J} has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.



Figure 12. Commutating Safe Operating Area (CSOA)



Figure 14. Unclamped Inductive Switching Test Circuit



Figure 11. Commutating Waveforms



Figure 13. Commutating Safe Operating Area Test Circuit





MTP10N40E





 V_{in} = 15 V_{pk} ; PULSE WIDTH \leq 100 μ s, DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Designed to Eliminate the Need for External Zener Transient Suppressor Absorbs High Energy in the Avalanche Mode
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





CASE 221A-06, Style 5 TO-220AB

MTP12N10E

Motorola Preferred Device

TMOS POWER FET

12 AMPERES

100 VOLTS

RDS(on) = 0.16 OHM

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	100	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	100	Vdc
Gate–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu$ s)	VGS	±20 ±40	Vdc
Drain Current — Continuous — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _{DM}	12 30	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	79 0.53	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T $_{J} \le 175$	°C)		
Single Pulse Drain-to-Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25 V$, $V_{GS} = 10 V$, $L = 4.03 mH$, $R_G = 25 \Omega$, Peak I _L = 12 A) (See Figures 15, 16 and 17)	EAS	290	mJ
THERMAL CHARACTERISTICS			
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.9 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP12N10E

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
				.76		
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	je)	V _(BR) DSS	100	 110	_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ V}, V_{GS} = 0$) ($V_{DS} = 100 \text{ V}, V_{GS} = 0, T_J = 150$	Zero Gate Voltage Drain Current $(V_{DS} = 100 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 100 \text{ V}, V_{GS} = 0, T_{J} = 150^{\circ}\text{C})$				10 100	μΑ
Gate–Body Leakage Current, Forw	ard ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF	_	—	100	nAdc
Gate–Body Leakage Current, Reve	rse (V _{GSR} = 20 Vdc, V _{DS} = 0)	IGSSR		—	100	nAdc
ON CHARACTERISTICS*				-		-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (negative	e)	VGS(th)	2.0 —	3.0 6.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 6.0 Adc)		R _{DS(on)}		0.125	0.16	Ohm
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 12 Adc) (I _D = 6.0 Adc, T _J = 150°C)		VDS(on)	_	1.5 1.4	2.4 1.92	Vdc
Forward Transconductance (V _{DS} ≥	15 V, I _D = 6.0 A)	9 _{FS}	4.0	5.0	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 V, V_{CS} = 0)$	C _{iss}	_	600	—	pF
Reverse Transfer Capacitance	f = 1.0 MHz)	C _{rss}	_	70	—]
Output Capacitance	acitance See Figure 14		_	230	—	1
SWITCHING CHARACTERISTICS (Γ _J = 100°C)					
Turn–On Delay Time		^t d(on)	—	10	—	ns
Rise Time	$(V_{DD} = 50 \text{ V}, I_D = 12 \text{ A},$	t _r	_	64	—	
Turn–Off Delay Time	See Figure 7	^t d(off)	—	21	—	
Fall Time		tf		30	—	1
Gate Charge		QT		18	26	nC
	$(V_{DS} = 80 \text{ V}, I_{D} = 12 \text{ A},$	Q ₁		4.0	—	1
	VGS = 10 Vdc) See Figures 5 and 6	Q2	_	10	_	1
		Q3		8.0	_	
SOURCE-DRAIN DIODE CHARACT	TERISTICS*					•
Forward On–Voltage	(I _S = 12 A, V _{GS} = 0)	V _{SD}	—	1.0	2.5	Vdc
	$(I_{S} = 12 \text{ A}, V_{GS} = 0, T_{J} = 150^{\circ}\text{C})$			0.83	—	1
Reverse Recovery Time $(I_S = 12 \text{ A}, V_{GS} = 0, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}, V_R = 50 \text{ V})$		t _{rr}	_	110	_	ns
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the contact scree (Measured from the drain lead 0.	w on tab to center of die) 25" from package to center of die)	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	L _S	_	7.5	_	

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current



Figure 4. On–Resistance Variation with Temperature



Figure 6. Gate–To–Source and Drain–To–Source Voltage versus Gate Charge



Figure 5. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 175°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, BV_{DSS} . The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:



Figure 7. Resistive Switching Time versus Gate Resistance



Figure 9. Maximum Rated Switching Safe Operating Area



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_{R} is specified at rated BV_{DSS} to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T_{J} has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums.



Figure 12. Commutating Safe Operating Area (CSOA)



Figure 11. Commutating Waveforms







VDD

Figure 16. Unclamped Inductive Switching Test Circuit tρ

Figure 17. Unclamped Inductive Switching

Waveforms

t, (TIME)

Designer's[™] Data Sheet **Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data I_{DSS}, V_{DS(on)}, V_{GS(th)} and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



TMOS

TMOS POWER FET 12 AMPERES

MTP12P10

100 VOLTS R_{DS(on)} = 0.3 OHM



CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	100	Vdc
Gate–Source Voltage — Continuous — Non–repetitive ($t_p \le 50 \ \mu s$)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D IDM	12 28	Adc
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-65 to 150	°C
THERMAL CHARACTERISTICS			

MAXIMUM RATINGS	$(T_C = 25^{\circ}C \text{ unless otherwise noted})$
-----------------	--

Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTP12P10

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS		I	1		1
Drain–Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$		V _(BR) DSS	100	-	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = Rated V_{DSS}, V_{GS} = 0)$ $(V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_{e})$	ı = 125°C)	IDSS		10 100	μAdc
Gate–Body Leakage Current, Forwa	rd (V _{GSF} = 20 Vdc, V_{DS} = 0)	IGSSF		100	nAdc
Gate-Body Leakage Current, Revers	se (V _{GSR} = 20 Vdc, V_{DS} = 0)	IGSSR	_	100	nAdc
ON CHARACTERISTICS*				I	
Gate Threshold Voltage ($V_{DS} = V_{GS}$ T _J = 100°C	s, I _D = 1.0 mA)	V _{GS(th)}	2.0 1.5	4.5 4.0	Vdc
Static Drain–Source On–Resistance	$(V_{GS} = 10 \text{ Vdc}, I_D = 6.0 \text{ Adc})$	R _{DS(on)}	-	0.3	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 12 Adc) (I _D = 6.0 Adc, T _J = 100°C)	0 V)	VDS(on)		4.2 3.8	Vdc
Forward Transconductance (V _{DS} =	15 V, I _D = 6.0 A)	9FS	2.0	—	mhos
DYNAMIC CHARACTERISTICS				-	
Input Capacitance	$(V_{DS} = 25 V, V_{GS} = 0,$	C _{iss}	—	920	pF
Output Capacitance	f = 1.0 MHz	C _{oss}	-	575]
Reverse Transfer Capacitance	See Figure 10	C _{rss}	-	200	
SWITCHING CHARACTERISTICS* (7	[J = 100°C)				
Turn–On Delay Time		^t d(on)	—	50	ns
Rise Time	$(V_{DD} = 25 \text{ V}, \text{ I}_{D} = 0.5 \text{ Rated I}_{D},$	tr	—	150	
Turn-Off Delay Time	See Figures 12 and 13	^t d(off)	—	150]
Fall Time		t _f	—	150	
Total Gate Charge		Qg	33 (Typ)	50	nC
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Q _{gs}	16 (Тур)	—	1
Gate-Drain Charge	See Figure 11	Q _{gd}	17 (Typ)	—	1
SOURCE-DRAIN DIODE CHARACTI	ERISTICS*				
Forward On–Voltage		V _{SD}	4.0 (Typ)	5.5	Vdc
Forward Turn-On Time	$(I_S = \text{Rated } I_D,$ $V_{GS} = 0)$	ton	Limited by stray induc		ctance
Reverse Recovery Time		t _{rr}	300 (Тур)	ns	
INTERNAL PACKAGE INDUCTANCE	(TO–204)	•			
Internal Drain Inductance (Measured from the contact screw to the source pin and the center of	on the header closer the die)	Ld	5.0 (Тур)	_	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)		L _S	12.5 (Typ)	—	
INTERNAL PACKAGE INDUCTANCE	E (TO-220)				
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		Ld	3.5 (Typ) 4.5 (Typ)		nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	L _S	7.5 (Тур)	-	1

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION



Figure 7. Maximum Rated Forward Biased Safe Operating Area



Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$



Figure 9. Thermal Response



Gate-To-Source Voltage

RESISTIVE SWITCHING



Figure 12. Switching Test Circuit



Figure 13. Switching Waveforms

Designer's[™] Data Sheet **TMOS V Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating		Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu s$)		± 20 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	15 8.7 45	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	55 0.5	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 15 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	113	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.73 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.







MTP15N06V

Motorola Preferred Device

CASE 221A-06, Style 5 TO-220AB

4-818

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS	_		10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0	2.7 5.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 7.5 Adc)	R _{DS(on)}	—	0.08	0.12	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 15 \text{ Adc})$ ($I_D = 7.5 \text{ Adc}$, $T_J = 150^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}		2.0	2.2 1.9	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 7.5 Adc)	9FS	4.0	6.2	_	mhos
DYNAMIC CHARACTERISTICS		1		1	1	1
Input Capacitance		C _{iss}	_	469	660	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	148	200	
Reverse Transfer Capacitance	1 – 1.0 Wi 12)	C _{rss}	—	35	60	
SWITCHING CHARACTERISTICS (2)	1				
Turn-On Delay Time		td(on)	—	7.6	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 15 \text{ Adc},$	tr	—	51	100	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 9.1 \Omega)$	^t d(off)	—	18	40	
Fall Time	-	t _f	—	33	70	
Gate Charge (See Figure 8)	(V _{DS} = 48 Vdc, I _D = 15 Adc, V _{GS} = 10 Vdc)	QT	—	14.4	20	nC
		Q1	_	2.8	_	
		Q2	—	6.4		
		Q3	—	6.1	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.05 1.5	1.6	Vdc
Reverse Recovery Time		t _{rr}	—	59.3	—	ns
(See Figure 14)	(I _S = 15 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	ta	—	46	—]
		tb	—	13.3	—]
Reverse Recovery Stored Charge		Q _{RR}	—	0.165	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

MTP15N06V

RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.20

0.14

0.08

0.02 0 V_{GS} = 10 V

5

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics





15

10



Figure 5. On-Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

20

25

30



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation
MTP15N06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Product Preview **TMOS V**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

	i	i	
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	15 12 53	Adc Apk
Total Power Dissipation Derate above 25°C	PD	60 0.40	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 15 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	113	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MTP15N06VL

RDS(on) = 0.085 OHM

TMOSV



TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•		
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —	 TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)		-		-		-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.5 TBD	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 5.0 Vdc, I_D = 7.5 Adc)	R _{DS(on)}	—	0.075	0.085	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS}=5.0 \ Vdc, \ I_{D}=15 \ Adc) \\ (V_{GS}=5.0 \ Vdc, \ I_{D}=7.5 \ Adc, \ T_{c} \end{array}$	J = 150°C)	VDS(on)	_		1.5 1.3	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 7.5 Adc)	9FS	8.0	10	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	630	880	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $	C _{OSS}	_	270	380	1
Reverse Transfer Capacitance	1 – 1.0 Wi 12)	C _{rss}	_	56	110	1
SWITCHING CHARACTERISTICS (2)	1		•		•
Turn–On Delay Time		td(on)	_	26	50	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 15 \text{ Adc},$	t _r	_	105	210	1
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	80	160	1
Fall Time		tf		70	140	1
Gate Charge		QT	_	12	20	nC
	(Vps = 48 Vdc. lp = 15 Adc.	Q ₁		3.0	_	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂		8.0	_	1
		Q3		10	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	(I _S = 15 Adc, V _{GS} = 0 Vdc) (I _S = 15 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}		1.0 0.9	1.6	Vdc
Reverse Recovery Time		t _{rr}		100	—	ns
	(Is = 15 Adc. Vcs = 0 Vdc.	ta	_	55	—	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	45	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.345	—	μC
INTERNAL PACKAGE INDUCTANC	E	1		•		•
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die.) 25″ from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature







Motorola Preferred Device

TMOS POWER FET 16 AMPERES 250 VOLTS RDS(on) = 0.25 OHM



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	250	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	250	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	16 10 56	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, I _L = 16 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	384	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1			1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive		V(BR)DSS	250 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = 250$ Vdc, $V_{GS} = 0$ Vdc, T	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 8.0 Adc)	R _{DS(on)}	—	0.17	0.25	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 16 \text{ Adc})$ ($I_D = 8.0 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}		3.6 —	4.8 4.2	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 8.0 Adc)	9FS	3.0	7.0	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1558	2180	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	281	390	
Reverse Transfer Capacitance		C _{rss}	—	130	260	
SWITCHING CHARACTERISTICS (2	2)					
Turn-On Delay Time		td(on)	—	15	30	ns
Rise Time	$(V_{DD} = 125 \text{ Vdc}, I_D = 16 \text{ Adc},$	tr	—	64	130	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	56	110	
Fall Time		tf	—	44	90	
Gate Charge		QT	—	53.4	70	nC
(See Figure 8)	(V _{DS} = 200 Vdc, I _D = 16 Adc,	Q1	—	9.3	_	
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	27.5		
		Q ₃	_	17.1		
SOURCE-DRAIN DIODE CHARACT	TERISTICS				L	
Forward On–Voltage (1)	(I _S = 16 Adc, V _{GS} = 0 Vdc) (I _S = 16 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.915 1.39	1.5	Vdc
Reverse Recovery Time		t _{rr}	—	234		ns
(See Figure 14)	$(I_S = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	170		
	dl _S /dt = 100 A/µs)	tb	_	64		
Reverse Recovery Stored Charge		Q _{RR}	—	2.165		μC
INTERNAL PACKAGE INDUCTANC	E	•				
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP16N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Product Preview **TMOS V[™] Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu$ s)	I _D I _D I _{DM}	20 13 70	Adc Apk
Total Power Dissipation Derate above 25°C	PD	60 0.40	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 20 Apk, L = 1.0 mH, R _G = 25Ω)	EAS	200	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TMOSV

MTP20N06V



CASE 221A-06, Style 5 TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I		1	I	I
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —	 TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	ı = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				_	-	-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0	2.8 TBD	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 10 Adc)	R _{DS(on)}	_	0.065	0.085	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Voltage} \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 20 \mbox{ Adc}) \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 10 \mbox{ Adc}, \mbox{T}_{J} \end{array}$	= 150°C)	VDS(on)	_		2.0 1.9	Vdc
Forward Transconductance (V _{DS} =	= 6.0 Vdc, I _D = 10 Adc)	9FS	6.0	8.0	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	590	830	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}		180	250	1
Reverse Transfer Capacitance		C _{rss}		40	80	1
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	8.7	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr		77	150	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)		26	50	1
Fall Time	-	t _f		46	90	1
Gate Charge		QT	_	28	40	nC
	(V _{DS} = 48 Vdc, I _D = 20 Adc,	Q ₁	_	4.0	_	1
	$V_{GS} = 10 \text{ Vdc}$	Q2	_	9.0	—	1
		Q ₃		8.0	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage (1)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.0 0.96	1.6	Vdc
Reverse Recovery Time		t _{rr}		60	—	ns
	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		52	—	1
	dl _S /dt = 100 A/µs)	tb		8.0	—	1
Reverse Recovery Stored Charge		Q _{RR}		0.172	_	μC
INTERNAL PACKAGE INDUCTANC	E					•
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor** N–Channel Enhancement–Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a • **Discrete Fast Recovery Diode**
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)







MTP20N20E

Motorola Preferred Device

TMOS POWER FET

20 AMPERES

200 VOLTS

RDS(on) = 0.16 OHM

CASE 221A-06, Style 5 TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	200	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	20 12 60	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.00 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

REV 2

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive))	V(BR)DSS	200 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	9)	VGS(th)	2.0 —	 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 10 Adc)	R _{DS(on)}	—	0.12	0.16	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 20 Adc) (I _D = 10 Adc, T _J = 125°C)	l0 Vdc)	V _{DS(on)}			3.84 3.36	Vdc
Forward Transconductance (V _{DS} =	13 Vdc, I _D = 10 Adc)	9FS	8.0	11	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1880	2700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	378	535	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	—	68	100	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	17	40	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	—	86	180	
Turn-Off Delay Time	$R_G = 9.1 \Omega$	^t d(off)	—	50	100	
Fall Time		t _f	—	60	120	
Gate Charge		QT	—	54	75	nC
(See Figure 8)	(V _{DS} = 160 Vdc, I _D = 20 Adc,	Q ₁	—	12	—	
	V _{GS} = 10 Vdc)	Q ₂	—	24	—	
		Q3	—	22	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS		-		-	-
Forward On–Voltage (1)	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}		1.0 0.82	1.35 —	Vdc
Reverse Recovery Time		t _{rr}	—	239	—	ns
(See Figure 14)	(I _S = 20 Adc, V _{GS} = 0 Vdc,	ta	—	136	—	
	dl _S /dt = 100 A/µs)	tb	—	103	—	
Reverse Recovery Stored Charge		Q _{RR}	—	2.09	—	μC
INTERNAL PACKAGE INDUCTANCI	INTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2	tab to center of die) 25" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS











Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP20N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS V[™] Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	23 15 81	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	90 0.60	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 23 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	794	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.







MTP23P06V

Motorola Preferred Device

CASE 221A-06, Style 5 TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	 60.5		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_J$	= 150°C)	IDSS	_		10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)		-				
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficien	nt (Negative)	V _{GS(th)}	2.0 —	2.8 5.3	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 11.5 Adc)	R _{DS(on)}	_	0.093	0.12	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-Source On-Voltage} \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 23 \mbox{ Adc}) \\ \mbox{(V}_{GS} = 10 \mbox{ Vdc}, \mbox{I}_{D} = 11.5 \mbox{ Adc}, \mbox{T}_{C} \end{array}$	J = 150°C)	V _{DS(on)}			3.3 3.2	Vdc
Forward Transconductance (V _{DS} = 10.9 Vdc, I _D = 11.5 Adc)		9FS	5.0	11.5	_	Mhos
DYNAMIC CHARACTERISTICS						-
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	—	1160	1620	pF
Output Capacitance		C _{OSS}	—	380	530	
Transfer Capacitance		C _{rss}	—	105	210	
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	_	13.8	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 23 \text{ Adc},$ V c s = 10 V dc	tr	_	98.3	200	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)		41	80	
Fall Time		t _f	—	62	120	
Gate Charge		QT	—	38	50	nC
(See Figure 8)	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 23 \text{ Adc},$	Q ₁	—	7.0	—	
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	18		
		Q3	_	14	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	(I _S = 23 Adc, V _{GS} = 0 Vdc) (I _S = 23 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}		2.2 1.8	3.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	142.2	_	ns
	(I _S = 23 Adc, V _{GS} = 0 Vdc,	ta	—	100.5	_	1
	$dI_{S}/dt = 100 \text{ A}/\mu s$)	t _b	_	41.7	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.804	_	μC
INTERNAL PACKAGE INDUCTANC	E	·				·
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.2	n tab to center of die) 25" from package to center of die)	LD	_	3.5 4.5		nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	—	7.5	—	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.16

0.14

0.12

0.1

0.08

0.06

0.04

0.02

0

5

10

15

20

ID, DRAIN CURRENT (AMPS)

V_{GS} = 10 V

TYPICAL ELECTRICAL CHARACTERISTICS





 $T_{J} = 100^{\circ}C$

25°C

-55°C



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

25

30

35

40

45



jure 5. On–Resistance Variation wi Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



.

Figure 7. Capacitance Variation

MTP23P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



t, TIME (s) Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Device Marking: MTP27N10E





CASE 221A–06, Style 5 TO–220AB

MTP27N10E

Motorola Preferred Device

TMOS POWER FET

27 AMPERES

100 VOLTS

R_{DS(on)} = 0.07 OHM

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	100	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	27 17 95	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	104 0.83	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 75 Vdc, V _{GS} = 10 Vdc, I _L = 27 Apk, L = 0.3 mH, R _G = 25Ω)	EAS	109	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS						•
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	e (Cpk ≥ 2.0) (3)	V(BR)DSS	100			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficier	(Cpk ≥ 2.0) (3) nt (Negative)	VGS(th)	2.0 —	3.1 7.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista (V _{GS} = 10 Vdc, I _D = 13.5 Adc)	nce (Cpk ≥ 2.0) (3)	R _{DS(on)}	_	0.058	0.07	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 27 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 13.5 \ Adc, \ T_{c} \end{array}$	J = 125°C)	VDS(on)			2.3 2.0	Vdc
Forward Transconductance (V _{DS} =	7.7 Vdc, I _D = 13.5 Adc)	9FS	6.0	11	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1131	1580	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	468	660	
Transfer Capacitance		C _{rss}	_	186	370	
SWITCHING CHARACTERISTICS (2	· · · · · · · · · · · · · · · · · · ·					
Turn–On Delay Time		^t d(on)	—	13	30	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 27 \text{ Adc},$	tr	_	142	280	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	29	60	
Fall Time		tf	_	59	120	
Gate Charge		QT	_	41	60	nC
(See Figure 8)	(Vps = 80 Vdc. lp = 27 Adc.	Q ₁	_	9.0	_	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	25	_	1
		Q ₃	—	22	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	$(I_{S} = 27 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 27 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.0 0.94	1.5	Vdc
Reverse Recovery Time		t _{rr}	_	126	_	ns
	$(I_{S} = 27 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	98	—	
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	_	28		
Reverse Recovery Stored Charge		Q _{RR}	_	0.685	_	μC
INTERNAL PACKAGE INDUCTANC	Ē		·			·
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2	tab to center of die) 25" from package to center of die)	LD	_	3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS		7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 µs,	Duty Cycle \leq 2%.		-	-		-

(2) Switching characteristic(3) Reflects typical values ng junction temperat

trics are independent of operatives.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \text{ x SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS



Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP27N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS V Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating		Value	Unit	
Drain-to-Source Voltage	VDSS	60	Vdc	
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc	
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 20	Vdc Vpk	
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	30 20 105	Adc Apk	
Total Power Dissipation Derate above 25°C	PD	90 0.6	Watts W/°C	
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C	
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 5 Vdc, PEAK I _L = 30 Apk, L = 0.3 mH, R _G = 25 Ω)	E _{AS}	154	mJ	
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.67 62.5	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	Tı	260	°C	

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



CASE 221A-06, Style 5 TO-220AB

MTP30N06VL

Motorola Preferred Device

MTP30N06VL

ELECTRICAL CHARACTERISTICS (T.J = 25 °C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		I	I	1		1
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150 °C)	IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 15$ Vdc, $V_{DS} = 0$ Vdc)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.5 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 5 Vdc, I_D = 15 Adc)	R _{DS(on)}	—	0.033	0.05	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS}=5 \ Vdc, \ I_{D}=30 \ Adc) \\ (V_{GS}=5 \ Vdc, \ I_{D}=15 \ Adc, \ T_{J}=0 \end{array}$	150 °C)	V _{DS(on)}	_		1.8 1.73	Vdc
Forward Transconductance (V _{DS} =	= 6.25 Vdc, I _D = 15 Adc)	9FS	13	21	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	—	1130	1580	pF
Output Capacitance		C _{OSS}	—	360	500	
Transfer Capacitance		C _{rss}	—	95	190	
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc}, \\ V_{GS} = 5 \text{ Vdc}, \\ R_G = 9.1 \Omega)$	tr	—	260	520	
Turn-Off Delay Time		^t d(off)	—	54	110	1
Fall Time		t _f	—	108	220	
Gate Charge (See Figure 8)	$(V_{DS} = 48 \text{ Vdc}, I_D = 30 \text{ Adc}, V_{GS} = 5 \text{ Vdc})$	QT	—	27	40	nC
		Q ₁	—	5	—	
		Q2	—	17	—	
		Q ₃	—	15	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	(I _S = 30 Adc, V _{GS} = 0 Vdc) (I _S = 30 Adc, V _{GS} = 0 Vdc, T _J = 150 °C)	V _{SD}		0.98 0.89	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	86.4	—	ns
	(I _S = 30 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	ta	_	49.6		
		tb	—	36.8	—	
Reverse Recovery Stored Charge		Q _{RR}		0.228		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP30N06VL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform
Designer's™ Data Sheet **TMOS V Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 15 ± 25	Vdc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu$ s)	I _D I _D I _{DM}	30 19 105	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	125 0.83	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, PEAK I _L = 30 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	450	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	TI	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOSV

MTP30P06V

Motorola Preferred Device

RDS(on) = 0.080 OHM



TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	62		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	ı = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	2.6 5.3	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 15 Adc)	R _{DS(on)}	_	0.067	0.08	Ohm
$\label{eq:VGS} \begin{array}{l} \mbox{Drain-Source On-Voltage} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 30 Adc)} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 15 Adc, T_J)} \end{array}$	= 150°C)	VDS(on)		2.0 —	2.9 2.8	Vdc
Forward Transconductance (V _{DS} = 8.3 Vdc, I _D = 15 Adc)		9FS	5.0	7.9	_	Mhos
DYNAMIC CHARACTERISTICS				-		-
Input Capacitance		C _{iss}	—	1562	2190	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	524	730	
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	_	154	310	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	_	14.7	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc}, V_{CS} = 10 \text{ Vdc}.$	tr	_	25.9	50	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$)	^t d(off)	_	98	200	
Fall Time		t _f	_	52.4	100	
Gate Charge		QT	_	54	80	nC
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 30 \text{ Adc},$	Q ₁		9.0		
	V _{GS} = 10 Vdc)	Q2	_	26		
		Q ₃		20		
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	(I _S = 30 Adc, V _{GS} = 0 Vdc) (I _S = 30 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}	_	2.3 1.9	3.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	175	—	ns
	(I _S = 30 Adc, V _{GS} = 0 Vdc,	ta	_	107	_	1
	dI _S /dt = 100 A/µs)	t _b	—	68	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.965	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTP30P06V

RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.12

0.1

0.08

0.06

0.04

0.02

0

0

 $V_{GS} = 10 V$

10

20







TJ = 100°C

25°C

-55°C



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

30

ID, DRAIN CURRENT (AMPS)

40

50

60



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP30P06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)





CASE 221A–06, Style 5 TO–220AB

MTP33N10E

Motorola Preferred Device

TMOS POWER FET

33 AMPERES

100 VOLTS

RDS(on) = 0.06 OHM

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Voltage — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	33 20 99	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 33 Apk, L = 1.000 mH, R _G = 25Ω)	EAS	545	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.00 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 3

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive))	V(BR)DSS	100 —	 118		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{DS}$	J = − 25°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative	9)	VGS(th)	2.0 —	 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 16.5 Adc)	R _{DS(on)}	—	0.04	0.06	Ohm
Drain–Source On–Voltage (V _{GS} = 1 (I _D = 33 Adc) (I _D = 16.5 Adc, T _J = -25° C)	10 Vdc)	V _{DS(on)}		1.6 —	2.4 2.1	Vdc
Forward Transconductance (V _{DS} =	8.0 Vdc, I _D = 16.5 Adc)	9FS	8.0	—	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1830	2500	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	678	1200	
Reverse Transfer Capacitance		C _{rss}	—	559	1100	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	—	18	40	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 33 \text{ Adc},$	tr	—	164	330	
Turn–Off Delay Time	$R_G = 9.1 \Omega$	^t d(off)	—	48	100	
Fall Time		t _f	—	83	170	
Gate Charge		QT	—	52	110	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 33 Adc,	Q ₁	—	12	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	32	—	
		Q ₃	—	24	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS	•				
Forward On–Voltage (1)	$(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.0 0.98	2.0 —	Vdc
Reverse Recovery Time		t _{rr}	_	144	—	ns
(See Figure 14)	$(I_{S} = 33 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	108	_	
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	_	36	_	
Reverse Recovery Stored Charge		Q _{RR}	_	0.93	—	μC
INTERNAL PACKAGE INDUCTANCI						•
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2	tab to center of die) 25" from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage







gure 5. On–Resistance variation with

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP33N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Product Preview **HDTMOS E-FET** ™ **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. 400 V Machine Model Level and 4000 V Human Body Model Level.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	±15 ±20	Vdc Vpk
Drain Current — Continuous @ T _C = 25°C — Continuous @ T _C = 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	35 22.8 105	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	94 0.63	Watts W/°C
Operating and Storage Temperature Range	тј, Т _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{DS} = 60 Vdc, V_{GS} = 5.0 Vdc, Peak I _L = 35 Apk, L = 0.3 mH, R _G = 25 Ω)	EAS	184	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	$\frac{R_{ extsf{ heta}JC}}{R_{ heta JA}}$	1.6 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MTP35N06ZL

TMOS POWER FET 35 AMPERES 60 VOLTS RDS(on) = 26 mΩ



CASE 221A-06, Style 5 TO-220AB

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source Breakdown Voltage} & (Cpk \geq 3.0) \\ (V_{GS} = 0 \mbox{ Vdc}, \mbox{ I}_{D} = 250 \mu Adc) \\ \mbox{Temperature Coefficient (Positive)} \end{array}$	ge i)	V(BR)DSS	60 —	 52		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{US}$	= 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$=\pm 15 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	5.0	μAdc
ON CHARACTERISTICS (1)						
$ \begin{array}{ll} \mbox{Gate Threshold Voltage} & (C \\ (V_{DS} = V_{GS}, I_D = 250 \ \mu Adc) \\ \mbox{Threshold Temperature Coefficie} \end{array} $	pk ≥ 3.0) nt (Negative)	VGS(th)	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain–to–Source On–Resista (Cpk \ge 2.0) (V _{GS} = 5.0 Vdc, I _D = 11.5 Adc)	ance	R _{DS(on)}	—	22	26	mΩ
Drain-to-Source On-Voltage (V _{GS} (I _D = 23 Adc) (I _D = 11.5 Adc, T _J = 125°C)	s = 5.0 Vdc)	VDS(on)	_	0.78 0.7	1.1 1.0	Vdc
Forward Transconductance (V _{DS} =	4.0 Vdc, I _D = 11.5 Adc)	9FS	10	12	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		1600		pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	560	_]
Transfer Capacitance	,	C _{rss}	—	140	—	
SWITCHING CHARACTERISTICS (2)					-
Turn–On Delay Time		^t d(on)	—	40	—	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 23 \text{ Adc},$	t _r	—	250	—	
Turn-Off Delay Time	$R_G = 9.1 \Omega$)	^t d(off)	—	130	—	
Fall Time		t _f	—	170	—	
Gate Charge		QT	—	45	—	nC
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 23 \text{ Adc},$	Q ₁	—	8.0	—	
	$V_{GS} = 5.0 \text{ Vdc}$)	Q2		22		
		Q ₃	—	19	—	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage	$(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	VSD	—	0.92 0.81	1.1 —	Vdc
Reverse Recovery Time		t _{rr}		43	—	ns
	$(I_{S} = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		24	_	1
	$dI_S/dt = 100 \text{ A}/\mu\text{s})$	tb		20	_	1
Reverse Recovery Stored Charge		Q _{RR}		0.055	_	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw or (Measured from drain lead 0.25"	n tab to center of die) from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet **TMOS V Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current — Continuous @ 25 °C — Continuous @ 100 °C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	32 22.6 112	Adc Apk
Total Power Dissipation @ 25 °C Derate above 25 °C	PD	90 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 32 Apk, L = 0.1 mH, R _G = 25 Ω)	E _{AS}	205	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.



CASE 221A-06, Style 5 TO-220AB

MTP36N06V

Motorola Preferred Device

4-872

ELECTRICAL CHARACTERISTICS (T.J = 25 °C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge 2)	V(BR)DSS	60 —	— 61		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150 °C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						_
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	2.6 6.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 16 Adc)	R _{DS(on)}	—	0.034	0.04	Ohm
$\label{eq:constraint} \begin{array}{ c c } Drain-to-Source On-Voltage \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_D = 32 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_D = 16 \mbox{ Adc}, \mbox{ T}_J \end{array}$	= 150 °C)	VDS(on)		1.25 —	1.54 1.47	Vdc
Forward Transconductance (V _{DS} =	= 7.6 Vdc, I _D = 16 Adc)	9FS	5.0	7.83	_	mhos
DYNAMIC CHARACTERISTICS		1	I			
Input Capacitance		C _{iss}	_	1220	1700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	337	470	1
Reverse Transfer Capacitance	1 – 1.0 Miliz)	C _{rss}	_	74.8	150	1
SWITCHING CHARACTERISTICS (2)					•
Turn-On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_{D} = 32 \text{ Adc},$	tr	—	138	270	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	54	100	
Fall Time		t _f	_	91	180	
Gate Charge		QT	—	39	50	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 32 Adc,	Q ₁	—	7.0	—	
	V _{GS} = 10 Vdc)	Q ₂	—	17	—	
		Q ₃	—	13	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS			-		
Forward On–Voltage	$(I_{S} = 32 \text{ Adc}, \text{ V}_{GS} = 0 \text{ Vdc})$ $(I_{S} = 32 \text{ Adc}, \text{ V}_{GS} = 0 \text{ Vdc}, \text{ T}_{J} = 150 \text{ °C})$	VSD		1.03 0.94	2.0	Vdc
Reverse Recovery Time		t _{rr}	_	92	—	ns
	(I _S = 32 Adc, V _{GS} = 0 Vdc,	ta	—	64	—	1
	$dI_S/dt = 100 \text{ A}/\mu s$)	t _b	—	28	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.332	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

RDS(0n) , DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.1

0.08

0.06

0.04

0.02

0

0

V_{GS} = 10 V

18

TYPICAL ELECTRICAL CHARACTERISTICS





 $T_{J} = 100^{\circ}C$

25°C

- 55°C

54

72



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

36

ID, DRAIN CURRENT (AMPS)



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP36N06V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet HDTMOS E-FET [™] Power Field Effect Transistor P-Channel Enhancement-Mode Silicon Gate

This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS ($T_{C} = 25^{\circ}C$ unless otherwise noted)



MTP50P03HDL

Motorola Preferred Device

TMOS POWER FET LOGIC LEVEL 50 AMPERES 30 VOLTS RDS(on) = 0.025 OHM



CASE 221A–06, Style 5 TO–220AB

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	30	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	50 31 150	Adc Apk
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 50 Apk, L = 1.0 mH, R _G = 25 Ω)	EAS	1250	mJ
Thermal Resistance — Junction to Case — Junction to Ambient, when mounted with the minimum recommended pad size	R _θ JC R _θ JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP50P03HDL

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	(C _{pk} ≥ 2.0) (3)	V _{(BR)DSS}				Vdc
(V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)			30 —	26		mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	125°C)		_		10	
Cate_Body Leakage Current	123 0)	logo			100	nAdc
$(V_{GS} = \pm 15 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$		GSS	—	_	100	IIAuc
ON CHARACTERISTICS (1)		11		1	1	1
Gate Threshold Voltage	(C _{pk} ≥ 3.0) (3)	VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$	(Negative)	(*)	1.0	1.5	2.0	~\//°C
Threshold Temperature Coencient				4.0		
(V _{GS} = 5.0 Vdc, I _D = 25 Adc)	ce (C _{pk} ≥ 3.0) (3)	RDS(on)	_	0.020	0.025	Ohm
Drain-to-Source On-Voltage (VGS =	: 10 Vdc)	V _{DS(on)}				Vdc
$(I_D = 50 \text{ Adc})$			_	0.83	1.5	
(ID = 20 Add, IJ = 120 C)					1.5	mhoo
$(V_{DS} = 5.0 \text{ Vdc}, I_D = 25 \text{ Adc})$		9FS	15	20	_	minos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	3500	4900	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}		1550	2170	1
Transfer Capacitance	r = 1.0 (01/2)	C _{rss}		550	770	1
SWITCHING CHARACTERISTICS (2)					I	I
Turn–On Delay Time		t _{d(on)}	_	22	30	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 50 \text{ Adc},$	t _r		340	466	1
Turn–Off Delay Time	$V_{GS} = 5.0 \text{ Vdc},$ $R_{G} = 2.3 \Omega)$	td(off)		90	117	1
Fall Time	Ç ,	t _f	_	218	300	1
Gate Charge		QT		74	100	nC
(See Figure 8)	(V _{DS} = 24 Vdc, I _D = 50 Adc,	Q ₁		13.6		1
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂		44.8		1
		Q3		35		1
SOURCE-DRAIN DIODE CHARACTE	RISTICS				•	•
Forward On–Voltage	$(l_{\rm C} = 50 \text{ Adc})/c_{\rm C} = 0 \text{ Vdc})$	V _{SD}				Vdc
	$(I_{S} = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	2.39	3.0	
		+		1.04		ne
(See Figure 15)		۲rr +		50		115
	$(I_S = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/us})$	^l a		30		-
Devices Deservery Otered Oberge		ⁱ b		40		
		QRR		0.240	_	μΟ
					<u> </u>	n⊔
(Measured from contact screw on t	ab to center of die)	-D	_	3.5	_	
(Measured from the drain lead 0.25	" from package to center of die)			4.5		
Internal Source Inductance (Measured from the source lead 0	25" from package to source bond pad)	LS	_	7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 μ s, E	Puty Cycle $\leq 2\%$.	<u>.</u>			•	•

(3) Reflects typical values. $C_{pk} = \left| \frac{\text{Max limit - Typ}}{3 \times \text{SIGMA}} \right|$

$$= \left| \frac{1123}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS





T J = 100°C

25°C

- 55°C

60

80

40







Figure 3. On–Resistance versus Drain Current and Temperature

ID, DRAIN CURRENT (AMPS)



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.029

0.027

0.025

0.023

0.021

0.019

0.01

0.015 L

V_{GS} = 5.0 V

20

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP50P03HDL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance — General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

Safe Operating Area

MTP50P03HDL



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Product Preview **TMOS V[™] Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D I _{DM}	52 41 182	Adc Apk
Total Power Dissipation Derate above 25°C	PD	165 1.10	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I _L = 52 Apk, L = 0.3 mH, R _G = 25 Ω)	EAS	406	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.91 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.







MTP52N06V

Motorola Preferred Device

CASE 221A-06, Style 5 TO-220AB

MTP52N06V

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive		V(BR)DSS	60 —	 TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	ı = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	3.0 TBD	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 26 Adc)	R _{DS(on)}	—	0.019	0.022	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-Source & On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_D = 52 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_D = 26 \ Adc, \ T_J \end{array}$	= 150°C)	VDS(on)	_		1.4 1.2	Vdc
Forward Transconductance (V _{DS} =	= 6.3 Vdc, I _D = 20 Adc)	9FS	17	25	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1700	2380	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	500	700	
Reverse Transfer Capacitance		C _{rss}	—	150	300	
SWITCHING CHARACTERISTICS (2)	-				
Turn–On Delay Time		^t d(on)	_	15	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 52 \text{ Adc},$	tr	—	130	260	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	68	140	
Fall Time		t _f	—	70	140	
Gate Charge		QT	_	70	80	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 52 Adc,	Q ₁	_	10		
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	30	_	
		Q3	_	20		
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	(I _S = 52 Adc, V _{GS} = 0 Vdc) (I _S = 52 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}	_	1.0 0.9	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	_	90	_	ns
(See Figure 14)	$(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		80		
	dl _S /dt = 100 A/µs)	tb		10		
Reverse Recovery Stored Charge		Q _{RR}		0.3		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Product Preview **TMOS V[™] Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	52 41 182	Adc Apk
Total Power Dissipation Derate above 25°C	PD	165 1.10	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5 Vdc, PEAK I _L = 52 Apk, L = 0.3 mH, R _G = 25Ω)	EAS	406	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.91 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	ТL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.



TMOS POWER FET 52 AMPERES 60 VOLTS RDS(on) = 0.025 OHM

TMOSV



CASE 221A-06, Style 5 TO-220AB

MTP52N06VL

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				-		
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = .25 mAdc) Temperature Coefficient (Positive)		V(BR)DSS	60 —	 TBD	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V_{GS} = ± 15 Vdc, V_{DS} = 0 Vdc)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	1.0 —	1.5 TBD	2.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 5 Vdc, I_D = 26 Adc)	R _{DS(on)}	—	0.022	0.025	Ohm
$\begin{array}{l} \text{Drain-to-Source On-Voltage} \\ (\text{V}_{\text{GS}} = 5 \text{ Vdc}, \text{ I}_{\text{D}} = 52 \text{ Adc}) \\ (\text{V}_{\text{GS}} = 5 \text{ Vdc}, \text{ I}_{\text{D}} = 26 \text{ Adc}, \text{ T}_{\text{J}} = \end{array}$	150°C)	V _{DS(on)}			1.5 1.3	Vdc
Forward Transconductance (VDS =	= 6.3 Vdc, I _D = 20 Adc)	9FS	17	30	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1600	2240	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	550	770	
Transfer Capacitance	· ····,	C _{rss}	—	170	340	
SWITCHING CHARACTERISTICS (2)	-	-	-		-
Turn–On Delay Time		^t d(on)	—	18	40	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 52 \text{ Adc},$	tr	—	370	740	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	90	180	
Fall Time		t _f	—	170	340	
Gate Charge (See Figure 8)		Q _T — 45	45	60	nC	
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 52 \text{ Adc}, V_{GS} = 5 \text{ Vdc})$	Q ₁	—	12	—	-
		Q ₂	—	22	—	
		Q ₃	—	18	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	(I _S = 52 Adc, V _{GS} = 0 Vdc) (I _S = 52 Adc, V _{GS} = 0 Vdc, T _J = 150 °C)	V _{SD}		1.0 0.9	1.5	Vdc
Reverse Recovery Time		t _{rr}	t _{rr} —	93	_	ns
	$(I_{S} = 52 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	—	65	_	
	dl _S /dt = 100 A/µs)	tb	_	28		
Reverse Recovery Stored Charge		Q _{RR}	—	0.3		μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Product Preview **TMOS E-FET** ™ **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E–FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain–to–source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. 400 V Machine Model Level and 4000 V Human Body Model Level.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±30	Vdc Vpk
Drain Current — Continuous @ T _C = 25°C — Continuous @ T _C = 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D IDM	55 35.5 165	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	136 0.91	Watts W/°C
Operating and Storage Temperature Range	Тј, Т _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{DS} = 60 Vdc, V_{GS} = 10 Vdc, Peak I _L = 55 Apk, L = 0.3 mH, R _G = 25 Ω)	EAS	454	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.1 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.





TMOS POWER FET 55 AMPERES 60 VOLTS RDS(on) = 16 mΩ



CASE 221A-06, Style 5 TO-220AB

MTP55N06Z

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						1
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source Breakdown Volta} \\ (Cpk \geq 2.0) \\ (V_{GS} = 0 \mbox{ Vdc}, \mbox{I}_{D} = 250 \mu \mbox{Adc}) \\ \mbox{Temperature Coefficient (Positive} \end{array}$	ge 3)	V(BR)DSS	60 —	— 53	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0)	IGSS	—	—	5.0	μAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (C (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	cpk ≥ 2.0) nt (Negative)	VGS(th)	2.0 —	3.0 6.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resistation (Cpk \ge 2.0) (V _{GS} = 10 Vdc, I _D = 15 Adc)	ance	R _{DS(on)}	—	14	16	mΩ
Drain-to-Source On-Voltage (V_{GS} (I_D = 30 Adc) (I_D = 15 Adc, T_J = 125°C)	₃ = 10 Vdc)	VDS(on)		0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V _{DS} =	= 4.0 Vdc, I _D = 15 Adc)	9FS	12	15	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	1390	1950	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	520	730	
Transfer Capacitance		C _{rss}	_	119	238	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		t _{d(on)}	—	27	54	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc},$	t _r	_	157	314	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	116	232	
Fall Time		t _f		126	252	
Gate Charge (See Figure 8)		QT		40	56	nC
	(V _{DS} = 48 Vdc, I _D = 30 Adc, V _{GS} = 10 Vdc)	Q ₁		7.0	—	-
		Q ₂		18	—	
		Q ₃		15	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS	•				-
Forward On–Voltage	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.93 0.82	1.1	Vdc
Reverse Recovery Time		t _{rr}		57	_	ns
	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta		32	_	1
	dl _S /dt = 100 A/µs)	tb		25		
Reverse Recovery Stored Charge		Q _{RR}		0.11	_	μC
INTERNAL PACKAGE INDUCTANC	E				·	•
Internal Drain Inductance (Measured from contact screw o (Measured from drain lead 0.25"	n tab to center of die) from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet HDTMOS E-FET [™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high–cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





Motorola Preferred Device

TMOS POWER FET 60 AMPERES 60 VOLTS RDS(on) = 0.014 OHM



TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	60 42.3 180	Adc Apk
Total Power Dissipation Derate above 25°C	PD	150 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 60 Apk, L = 0.3 mH, R _G = 25 Ω)	EAS	540	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP60N06HD

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				
Drain-to-Source Breakdown Voltage	$(C_{nk} \ge 2.0)$ (3)					Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$	(- μκ) (-)	· (BR)D33	60	—	—	
Temperature Coefficient (Positive)			_	71	_	mV/°C
Zero Gate Voltage Drain Current		IDSS			10	μAdc
$(V_{DS} = 60 V dc, V_{GS} = 0 V dc)$ $(V_{DS} = 60 V dc, V_{GS} = 0 V dc, T_{J} = 0$	125°C)		_	_	100	
Gate–Body Leakage Current		IGSS				nAdc
$(V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$			_	—	100	
ON CHARACTERISTICS (1)						
Gate Threshold Voltage	(C _{pk} ≥ 3.0) (3)	VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$	(Negative)		2.0	3.0	4.0	m\//°C
Static Drain to Source On Posistan	(1 + 2 + 2 + 2) (3)	Ppg()		7.0		Ohm
$(V_{GS} = 10 \text{ Vdc}, I_D = 30 \text{ Adc})$	$(C_{pk} \ge 3.0)$ (3)	∿DS(on)	_	0.011	0.014	Onin
Drain-to-Source On-Voltage (VGS =	10 Vdc)	VDS(on)				Vdc
$(I_{D} = 60 \text{ Adc})$,	20(01)	—	—	1.0	
$(I_D = 30 \text{ Adc}, T_J = 125^{\circ}\text{C})$					0.9	
Forward Transconductance $(\sqrt{p_0} = 5.0)/(d_c p_c = 30.4d_c)$		9FS	15	20	_	mhos
			15	20		
		0		1050	2800	~ [
	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc,	Ciss		1950	2800	pr
	f = 1.0 MHz)	C _{OSS}		660	924	-
		C _{rss}		147	300	
SWITCHING CHARACTERISTICS (2)				44	00	
Turn–On Delay Time	$(V_{DD} = 30)$ Vdc. ID = 60 Adc	^t d(on)		14	26	ns
Rise Time	$V_{GS} = 10 \text{ Vdc},$	tr		197	394	-
Turn–Off Delay Time	R _G = 9.1 Ω)	^t d(off)		50	102	-
Fall Time		tf		124	246	
Gate Charge		Q _T		51	71	nC
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 60 \text{ Adc},$	Q ₁		12		
	$v_{GS} = 10 v_{dC}$	Q ₂		24	_	
		Q3	—	21	—	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$(I_S = 60 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	VSD		0.00	1.2	Vdc
	$(I_{S} = 60 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.99	1.2	
Reverse Recovery Time		trr		60	_	ns
(See Figure 15)	(10 - 60 Adc) (100 - 0) (100 - 10) (10	ta		36		1
	$dl_S/dt = 100 A/\mu s$	th		24		1
Reverse Recovery Stored Charge		Qpp		0.143		uС
INTERNAL PACKAGE INDUCTANCE	1	21/1/				
Internal Drain Inductance		LD				nH
(Measured from contact screw on tab to center of die)			—	3.5	—	
(Measured from the drain lead 0.25" from package to center of die)			—	4.5		
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 µs, D	outy Cycle ≤ 2%.			•		-

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical value

lues.
$$C_{pk} = \left| \frac{Max limit - Typ}{3 \times SIGMA} \right|$$

7.6

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 5. On-Resistance Variation with Temperature

TJ, JUNCTION TEMPERATURE (°C)

Figure 6. Drain–To–Source Leakage **Current versus Voltage**

VDS, DRAIN-TO-SOURCE VOLTAGE (Volts)

60
MTP60N06HD

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (Volts)

Figure 7. Capacitance Variation

MTP60N06HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



1 ms

100 u

10 us

Safe Operating Area

1000

100

10

ID, DRAIN CURRENT (AMPS)

 $V_{GS} = 20 V$

 $T_{\rm C} = 25^{\circ}{\rm C}$

SINGLE PULSE

MTP60N06HD



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Advanced Information **HDTMOS E-FET™ High Density Power FET** N–Channel Enhancement–Mode Silicon Gate

This advanced high-cell density HDTMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)}, High–Cell Density, HDTMOS
- SPICE Parameters Available •
- Diode is Characterized for Use in Bridge Circuits •
- IDSS and VDS(on) Specified at Elevated Temperature •

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Avalanche Energy Specified



MTP75N03HDL

Motorola Preferred Device

TMOS POWER FET LOGIC LEVEL **75 AMPERES** R_{DS(on)} = 9.0 mOHM 25 VOLTS



TO-220AB

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	25	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	25	Vdc
Gate–Source Voltage — Continuous — Single Pulse (t _p ≤ 10 ms)	VGS	± 15 ± 20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	75 59 225	Adc Apk
Total Power Dissipation Derate above 25°C	PD	150 1.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 75 Apk, L = 0.1 mH, R _G = 25 Ω)	E _{AS}	280	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage $(C_{pk} \ge 2.0)$ (3) $(V_{GS} = 0 \ Vdc, I_D = 0.25 \ mA)$ Temperature Coefficient (Positive)		V _(BR) DSS	25	_	_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}$	= 125°C)	IDSS			100 500	μAdc
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0 V)	IGSS		- 1	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (C _p (V _{DS} = V _{GS} , I _D = 0.25 mA) Temperature Coefficient (Negative	_k ≥3.0) (3))	VGS(th)	1.0	1.5	2.0	Vdc mV/°C
Static Drain–Source On–Resistance ($C_{pk} \ge 2.0$) (3) ($V_{GS} = 5.0$ Vdc, I _D = 37.5 Adc)		R _{DS(on)}		6.0	9.0	mΩ
Drain–Source On–Voltage (V _{GS} = 10 Vdc) (I _D = 75 Adc) (I _D = 37.5 Adc, T _J = 125°C)		V _{DS(on)}		_	0.68 0.6	Vdc
Forward Transconductance (V_{DS} = 3.0 Vdc, I_D = 20 Adc)		9FS	15	55	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		4025	5635	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	1353	1894	
Reverse Transfer Capacitance	· · /	C _{rss}	_	307	430	
SWITCHING CHARACTERISTICS (2)						_
Turn-On Delay Time		^t d(on)	—	24	48	ns
Rise Time	$(V_{DS} = 15 \text{ Vdc}, I_{D} = 75 \text{ Adc},$	tr	_	493	986	
Turn-Off Delay Time	$R_{g} = 4.7 \Omega$	^t d(off)	_	60	120	
Fall Time		t _f	_	149	300	
Gate Charge		QT	_	61	122	nC
	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 75 \text{ Adc},$	Q ₁	—	14	28	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂	_	33	66	1
		Q ₃	_	27	54	1
SOURCE-DRAIN DIODE CHARACTE	ERISTICS					
Forward On–Voltage	$(I_{S} = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.97 0.87	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	58	—	ns
	(I _S = 75 Adc, V _{GS} = 0 Vdc,	^t a	—	27	-	1
	$dI_S/dt = 100 \text{ A}/\mu\text{s})$	t _b	—	30	-	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	0.088	—	μC

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(1) Fulse first, Fulse within 2 500 µ3, Duty Gyord 2 27. (2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max \ limit - Typ}{3 \ x \ SIGMA} \right|$

$$x = \left| \frac{113 \times 1111}{3 \times SIGMA} \right|$$

MTP75N03HDL

TYPICAL ELECTRICAL CHARACTERISTICS



Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP75N03HDL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet HDTMOS E-FET[™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced high–cell density HDTMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. This new energy–efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low–voltage, high–speed switching applications in power supplies, converters and PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Ultra Low R_{DS(on)}, High–Cell Density, HDTMOS
- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, Yet Soft Recovery
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Avalanche Energy Specified





CASE 221A–06, Style 5 TO–220AB

MTP75N05HD Motorola Preferred Device

TMOS POWER FET

75 AMPERES

RDS(on) = 9.5 m Ω

50 VOLTS

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	50	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	50	Vdc
Gate-Source Voltage — Continuous	V _{GS}	± 20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID I _{DM}	75 65 225	Adc Apk
Total Power Dissipation Derate above 25°C	PD	150 1	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vpk, I _L = 75 Apk, L = 0.177 mH, R _G = 25Ω)	E _{AS}	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.00 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Charao	cteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			·	•	•	·
Drain–Source Breakdown Voltage (V _{GS} = 0 V, I _D = 250 μAdc) Temperature Coefficient (Positive)	(C _{pk} ≥ 2.0)(3)	V(BR)DSS	50 —	 54.9		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 50 \text{ Vdc}, V_{GS} = 0)$ $(V_{DS} = 50 \text{ Vdc}, V_{GS} = 0, T_J = 150^{\circ}$	C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = =	± 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negative)	(C _{pk} ≥ 1.5) ⁽³⁾	V _{GS(th)}	2.0		4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 37.5 Adc)	$(C_{pk} \ge 3.0)^{(3)}$	R _{DS(on)}	_	7.0	9.5	mW
Drain–Source On–Voltage (V _{GS} = 10 (I _D = 75 Adc) (I _D = 37.5 Adc, T _J = 150°C)	Vdc)	VDS(on)	_		0.86 0.64	Vdc
Forward Transconductance (V _{DS} = 10) Vdc, I _D = 20 Adc)	9FS	15	—	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0,$ f = 1.0 MHz)	C _{iss}	—	2600	2900	pF
Output Capacitance		C _{OSS}	—	1000	1100	
Transfer Capacitance	$(C_{pk} \ge 2.0)(2)$	C _{rss}	—	230	275	
SWITCHING CHARACTERISTICS ⁽²⁾						
Turn–On Delay Time		^t d(on)	—	15	30	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, I_D = 75 \text{ Adc},$	tr	—	170	340	
Turn–Off Delay Time	$R_{\rm G} = 9.1 \ \Omega)$	^t d(off)	—	70	140	
Fall Time		tf	—	100	200	
Gate Charge		QT	_	71	100	nC
	$(V_{DS} = 40 \text{ Vdc}, I_D = 75 \text{ Adc},$	Q ₁	—	13	—	-
	$V_{GS} = 10 V dc)$	Q ₂	—	33	—	
		Q ₃	—	26	—	
SOURCE-DRAIN DIODE CHARACTER	RISTICS					
Forward On–Voltage		V _{SD}	_	0.97 0.88	1.1	Vdc
Reverse Recovery Time		t _{rr}	_	57	—	ns
	$(I_{S} = 37.5 \text{ Adc}, V_{GS} = 0,$	ta	_	40	—	1
	$dI_S/dt = 100 A/\mu s$)	tb	_	17	—	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	0.17	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.2	5" from package to source bond pad)	LS	_	7.5	_	nH
(1) Pulse Test: Pulse Width \leq 300 µs, D	uty Cycle \leq 2%.			•		

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$

TYPICAL ELECTRICAL CHARACTERISTICS(1)





Temperature

(1)Pulse Tests: Pulse Width \leq 250 $\mu s,$ Duty Cycle \leq 2%.

Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board-mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7. Capacitance Variation



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high



Figure 10. Diode Forward Voltage versus Current

di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r,t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 14. Thermal Response

Designer's[™] Data Sheet HDTMOS E-FET[™] High Density Power FET N-Channel Enhancement-Mode Silicon Gate

This advanced high–cell density HDTMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low–voltage, high–speed switching applications in power supplies, converters and PWM motor controls, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Ultra Low RDS(on), High-Cell Density, HDTMOS
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Avalanche Energy Specified





Motorola Preferred Device

TMOS POWER FET 75 AMPERES RDS(on) = 10.0 mOHM 60 VOLTS



CASE 221A–06, Style 5 TO–220AB

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate-Source Voltage — Continuous — Single Pulse	V _{GS}	± 20 ± 30	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID MD ^I	75 50 225	Adc Apk
Total Power Dissipation Derate above 25°C	PD	150 1.0	Watts W/°C
Operating and Storage Temperature Range	тј, Т _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 75 Apk, L = 0.177 mH, R _G = 25 Ω)	EAS	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTP75N06HD

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$(C_{pk} \ge 2.0)$ (3)	V(BR)DSS	60	68 60.4		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J =$: 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS =	± 20 Vdc, V _{DS} = 0 V)	IGSS	_	5.0	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)	(C _{pk} ≥ 5.0) (3)	VGS(th)	2.0	3.0 8.38	4.0	Vdc mV/°C
Static Drain–Source On–Resistance $(V_{GS} = 10 \text{ Vdc}, I_D = 37.5 \text{ Adc})$	(C _{pk} ≥2.0) (3)	R _{DS(on)}	_	8.3	10	mΩ
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 75 Adc) (I_D = 37.5 Adc, T _J = 125°C)) Vdc)	V _{DS(on)}		0.7 0.53	0.9 0.8	Vdc
Forward Transconductance (V _{DS} = 1	5 Vdc, I _D = 37.5 Adc)	9FS	15	32	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		2800	3920	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	928	1300]
Reverse Transfer Capacitance		C _{rss}	_	180	252	1
SWITCHING CHARACTERISTICS (2)						
Turn–On Delay Time		^t d(on)	_	18	26	ns
Rise Time	$(V_{DS} = 30 \text{ Vdc}, I_{D} = 75 \text{ Adc},$	t _r	—	218	306	
Turn–Off Delay Time	$R_{\rm G} = 9.1 \ \Omega$)	^t d(off)		67	94	
Fall Time		t _f	—	125	175]
Gate Charge		QT	_	71	100	nC
	(V _{DS} = 48 Vdc, I _D = 75 Adc,	Q ₁	_	16.3	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	31	—	1
		Q3	_	29.4	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS			•		•
Forward On–Voltage	$(I_{S} = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.97 0.88	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	56	—	ns
	(I _S = 75 Adc, V _{GS} = 0 Vdc,	ta	—	44	—	1
	dl _S /dt = 100 A/µs)	t _b	_	12	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.103	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD	—	3.5	_	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		7.5		nH
(1) Pulse Test: Pulse Width \leq 300 µs, D	Duty Cycle \leq 2%.					

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.016

0.014

0.012

0.010

0.008

0.006

0.004

0

25

50

T_I = 25°C V_{GS} = 10 V



Figure 2. Transfer Characteristics



Figure 3. On-Resistance versus Drain Current and Temperature



Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTP75N06HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{TT}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R₀JC).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Product Preview **TMOS V[™] Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 15 ± 25	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu$ s)	I _D I _D I _{DM}	12 8.0 42	Adc Apk
Total Power Dissipation Derate above 25°C	PD	60 0.40	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, Peak I _L = 12 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	216	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TMOS POWER FET 12 AMPERES 60 VOLTS RDS(on) = 0.200 OHM

TMOSV

MTP2955V



CASE 221A-06, Style 5 TO-220AB

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1
Drain–to–Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	60 —	 TBD		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 15 Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	2.8 TBD	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 6.0 Adc)	R _{DS(on)}	_	0.185	0.200	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Voltage} \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 12 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 6.0 \mbox{ Adc}, \mbox{ T}_{J} \end{array}$	= 150°C)	VDS(on)		_	2.9 2.8	Vdc
Forward Transconductance (V _{DS} =	= 10 Vdc, I _D = 6.0 Adc)	9FS	3.0	5.0	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	500	700	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	200	280	
Reverse Transfer Capacitance		C _{rss}	—	40	80	
SWITCHING CHARACTERISTICS (2)	•				
Turn–On Delay Time		^t d(on)	_	11	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	_	38	80	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	18	40	
Fall Time		t _f	_	26	50	
Gate Charge		QT	_	15	20	nC
	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	—	4.0	—	
	V _{GS} = 10 Vdc)	Q2	—	7.0	—	
		Q3	—	6.0	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	VSD		1.8 TBD	3.0 —	Vdc
Reverse Recovery Time		t _{rr}	—	114	—	ns
	(I _S = 12 Adc, V _{GS} = 0 Vdc,	t _a	—	86	—	
	dl _S /dt = 100 A/µs)	tb	—	28	—	
Reverse Recovery Stored Charge		Q _{RR}	—	0.553	—	μC
INTERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

Designer's[™] Data Sheet **TMOS V[™] Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

4-920



TMOSV

TMOS POWER FET 12 AMPERES 60 VOLTS RDS(on) = 0.15 OHM



ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	60 —	— 65		Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc, T _c	J = 150°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	2.0 —	2.7 5.4	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 6.0 Adc)	R _{DS(on)}	_	0.10	0.15	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 12 \text{ Adc})$ $(I_D = 6.0 \text{ Adc}, T_J = 150^{\circ}\text{C})$	10 Vdc)	V _{DS(on)}	_	1.3	2.2 1.9	Vdc
Forward Transconductance (V _{DS} = 7.0 Vdc, I _D = 6.0 Adc)		9FS	4.0	5.0	—	mhos
DYNAMIC CHARACTERISTICS						_
Input Capacitance		C _{iss}	_	410	500	500 pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	130	180	
Reverse Transfer Capacitance	- /	C _{rss}	—	25	50	
SWITCHING CHARACTERISTICS (2)			-		_
Turn–On Delay Time		^t d(on)	—	7.0	10	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	_	34	60	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	17	30	
Fall Time		t _f	—	18	50	1
Gate Charge		QT	—	12.2	17	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	—	3.2	—	1
	$V_{GS} = 10 V dc)$	Q2	—	5.2	—	1
		Q ₃	—	5.5	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		1.0 0.91	1.6	Vdc
Reverse Recovery Time		t _{rr}	—	56	_	ns
(See Figure 15)	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	40		1
	dl _S /dt = 100 A/µs)	tb		16		1
Reverse Recovery Stored Charge		Q _{RR}		0.128		μC
INTERNAL PACKAGE INDUCTANC	E					•
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

MTP3055V

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.30

0.25

0.20

0.15

0.10

0.05

0

0

V_{GS} = 10 V

TYPICAL ELECTRICAL CHARACTERISTICS





 $T_{J} = 100^{\circ}C$

25°C

- 55°C

12

ID, DRAIN CURRENT (AMPS)

8

4



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

16

20



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTP3055V



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

PULSE TRAIN SHOWN

 $T_{J(pk)} - T_{C} = P_{(pk)} R_{\theta JC}(t)$

1.0E+01

READ TIME AT t1

1.0E+00

SAFE OPERATING AREA





1.0E–02 t, TIME (s)

t₁ t2 —

DUTY CYCLE, $D = t_1/t_2$

1.0E-01



Figure 15. Diode Reverse Recovery Waveform

0.01

SINGLE PULSE

1.0E-04

1.0E-03

0.01

1.0E-05

Designer's[™] Data Sheet **TMOS V[™] Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low R_{DS(on)} Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E–FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	60	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu$ s)	VGS VGSM	±15 ± 20	Vdc Vpk
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	12 8.0 42	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	48 0.32	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 25 Vdc, V _{GS} = 5.0 Vdc, I _L = 12 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	72	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	3.13 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

4-926



Motorola Preferred Device

TMOS POWER FET

TMOSV

12 AMPERES 60 VOLTS RDS(on) = 0.18 OHM

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1	1		1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	3)	V(BR)DSS	60 —	62		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc$) ($V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_{CS}$	ı = 150°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (V _{GS}	$= \pm 15$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	V _{GS(th)}	1.0 —	1.6 3.0	2.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 5.0 Vdc, I_D = 6.0 Adc)	R _{DS(on)}	—	0.12	0.18	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 12 \text{ Adc})$ ($I_D = 6.0 \text{ Adc}, T_J = 150^{\circ}\text{C}$)	5.0 Vdc)	V _{DS(on)}		1.6 —	2.6 2.5	Vdc
Forward Transconductance (V _{DS} =	= 8.0 Vdc, I _D = 6.0 Adc)	9FS	5.0	8.8	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	410	570 pF	
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	114	160	1
Reverse Transfer Capacitance		C _{rss}	—	21	40	1
SWITCHING CHARACTERISTICS (2)	•		•		•
Turn-On Delay Time		td(on)	—	9.0	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	tr	—	85	190	1
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	—	14	30	1
Fall Time		tf	_	43	90	1
Gate Charge		QT	_	8.1	10	nC
(See Figure 8)	(V _{DS} = 48 Vdc, I _D = 12 Adc,	Q ₁	_	1.8	_	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q2	_	4.2	_	-
		Q ₃	—	3.8	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage (1)	$(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V _{SD}		0.97 0.86	1.3	Vdc
Reverse Recovery Time		t _{rr}	—	55.7	—	ns
(See Figure 14)	(Is = 12 Adc. VGs = 0 Vdc.	ta	—	37	—	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	t _b	_	18.7	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	0.116	—	μC
INTERNAL PACKAGE INDUCTANC	E					•
Internal Drain Inductance (Measured from contact screw of (Measured from the drain lead 0.	n tab to center of die) 25″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

(2) Switching characteristics are independent of operating junction temperature.

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.32

0.26

0.20

0.14

0.08

0.02

0

 $V_{GS} = 5 V$

4

8

TYPICAL ELECTRICAL CHARACTERISTICS





= 100°C

25°C

- 55°C

12

ID, DRAIN CURRENT (AMPS)



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

16



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

24





Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation
MTP3055VL



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Advance Information **Medium Power Surface Mount Products TMOS Single P-Channel Field Effect Transistor**

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on-resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature •
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided
- MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted) *

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (2) — Continuous @ $T_A = 70^{\circ}C$ (2) — Pulsed Drain Current (3)	I _D I _D I _{DM}	1.8 1.6 14.4	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	1.8 14.3	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	0.78 6.25	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
THERMAL RESISTANCE			

GC

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _{θJA}	55	70	°C/W
— Junction to Ambient, PCB Mount (2)	R _{θJA}	125	160	

* Negative signs for P-Channel device omitted for clarity.

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(2) When mounted on minimum recommended FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

ORDERING INFORMATION DEVICE MARKING Reel Size Tape Width Device

70			-	-
AB	MTSF1P02HDR2	13″	12 mm embossed tape	4000 units
This document contains information on	a new product. Specifications and info	rmation are subject	to change without notice.	

Preferred devices are Motorola recommended choices for future use and best overall value.







Quantity

Micro8

MTSF1P02HD

Motorola Preferred Device

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)⁽¹⁾

acteristic	Symbol	Min	Тур	Max	Unit
				_	-
$(Cpk \ge 2.0)$ (1) (3)	V(BR)DSS	20	_	_	Vdc
		_	12.8	—	mV/°C
	IDSS				μAdc
= 125°C)		_		1.0 10	
+80 Vdc Vps = 0 Vdc)				100	nAdc
	.033				
(Cpk ≥ 2.0) (3)	VGS(th)				Vdc
(Negative)	00(11)	0.6	0.8 2.5	_	mV/°C
ce (3)	R _{DS(on)}				mΩ
		_	120 160	160 190	
$0 \text{ Vdc}, I_{D} = 0.9 \text{ Adc}$ (1)	9ES	2.0	4.0	_	Mhos
	010				
	C _{iss}	_	440	_	pF
$(V_{DS} = 10 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}		300	_	
I = I.0 MHZ	C _{rss}		150	_	1
			1	1	
	t _{d(on)}		15	—	ns
(VDS = 10 Vdc, ID = 1.8 Adc,	t _r		35	—	1
$V_{GS} = 4.5 \text{ Vdc}, R_G = 6.0 \Omega$ (1)	^t d(off)		55	—	1
	t _f		75	—	1
	^t d(on)		20	—	1
(Vער = 10 Vdc, I = 0.9 Adc,	t _r		93	—	1
$V_{GS} = 2.7 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)		50	—	1
	t _f		75	—	1
	QT		11	22	nC
(V _{DS} = 10 Vdc, I _D = 1.8 Adc,	Q ₁		0.7	—	1
$V_{GS} = 4.5 \text{ Vdc}$	Q ₂		5.5	—	1
	Q ₃		3.8	—	1
RISTICS					•
$(I_{S} = 1.8 \text{ Adc}, V_{CS} = 0 \text{ Vdc})$ (1)	V _{SD}				Vdc
$(I_{S} = 1.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	1.24 0.9	2.0	
	t _{rr}		120		ns
$(l_{0} = 1.8 \text{ Adv})/c_{0} = 0.1/d_{0}$	ta		33		1
$dl_S/dt = 100 A/\mu s)$ (1)	th		87		1
1	~		I	ļ	
	$(Cpk \ge 2.0) (1) (3)$ = 125°C) = ± 8.0 Vdc, V _{DS} = 0 Vdc) (Cpk \ge 2.0) (3) (Negative) 10 Vdc, I _D = 0.9 Adc) (1) (V _{DS} = 10 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz) (V _{DS} = 10 Vdc, I _D = 1.8 Adc, V _{GS} = 4.5 Vdc, R _G = 6.0 Ω) (1) (V _{DS} = 10 Vdc, I _D = 0.9 Adc, V _{GS} = 2.7 Vdc, R _G = 6.0 Ω) (1) (V _{DS} = 10 Vdc, I _D = 1.8 Adc, V _{GS} = 4.5 Vdc, R _G = 6.0 Ω) (1) (V _{DS} = 10 Vdc, I _D = 1.8 Adc, V _{GS} = 4.5 Vdc, I _D = 1.8 Adc, (I _S = 1.8 Adc, V _{GS} = 0 Vdc) (1) (I _S = 1.8 Adc, V _{GS} = 0 Vdc) (1) (I _S = 1.8 Adc, V _{GS} = 0 Vdc, I _J = 125°C) (I _S = 1.8 Adc, V _{GS} = 0 Vdc, (1) (I _S = 1.8 Adc, V _{GS} = 0 Vdc, (1)) (I _S = 1.8 Adc, V _{GS} = 0 Vdc) (I _S = 1.8 Adc, V _{GS} = 0 Vdc)	$(Cpk \ge 2.0) (1) (3) \qquad V(BR)DSS$ $= 125^{\circ}C) \qquad IDSS$ $= 125^{\circ}C) \qquad IGSS$ $(Cpk \ge 2.0) (3) \qquad VGS(th)$ $(Negative) \qquad Cce (3) \qquad RDS(on)$ $(VDS = 10 Vdc, VGS = 0 Vdc, f = 1.0 MH2) \qquad Ciss Coss Crss$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0 Vdc, IT td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 0.9 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 0.9 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad tr td(off)$ $(VDS = 10 Vdc, ID = 1.8 Adc, VGS = 0.0 \Omega) (1) \qquad VSD$ $(IS = 1.8 Adc, VGS = 0 Vdc, TJ = 125^{\circ}C) \qquad VSD$ $(IS = 1.8 Adc, VGS = 0 Vdc, TJ = 125^{\circ}C) \qquad VSD$ $(IS = 1.8 Adc, VGS = 0 Vdc, TJ = 125^{\circ}C) \qquad VSD$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max \ \text{limit} - Typ}{3 \ \text{x} \ \text{SIGMA}} \right|$

MTSF1P02HD

TYPICAL ELECTRICAL CHARACTERISTICS















Figure 6. Drain–To–Source Leakage Current versus Voltage







Figure 5. On–Resistance Variation with Temperature

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTSF1P02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 12) defines the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 15. Diode Reverse Recovery Waveform

Micro8 Dimensions are shown in millimeters (inches)



Product Preview Medium Power Surface Mount Products TMOS Single P-Channel Field Effect Transistor

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on–resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. Micro8[™] devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- · Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted) *

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (1) — Continuous @ $T_A = 70^{\circ}C$ (1) — Pulsed Drain Current (3)	I _D I _D IDM	2.4 2.2 19	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	1.8 14.3	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	0.78 6.25	Watts mW/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
THERMAL RESISTANCE			

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _θ ja	55	70	°C/W
— Junction to Ambient, PCB Mount (2)	Reia	125	160	

* Negative signs for P–Channel device omitted for clarity.

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(2) When mounted on minimum recommended FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING	ORDERING INFORMATION					
Device		Reel Size Tape Width		Quantity		
AD	MTSF2P02HDR2	13″	12 mm embossed tape	4000 units		

This document contains information on a new product. Specifications and information are subject to change without notice. **Preferred devices** are Motorola recommended choices for future use and best overall value.





GC



CASE 846A-02, Style 1

Micro8

MTSF2P02HD

Motorola Preferred Device

SINGLE TMOS

POWER FET

2.4 AMPERES

20 VOLTS

RDS(on) = 0.090 OHM

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)⁽¹⁾

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage $(V_{OO} = 0) V_{OO} = 250 \mu Adc)$	$(Cpk \ge 2.0)$ (1) (3)	V(BR)DSS	20	_		Vdc
Temperature Coefficient (Positive)				TBD	_	mV/°C
Zero Gate Voltage Drain Current		IDSS		TDD		μAdc
$(V_{DS} = 16 Vdc, V_{GS} = 0 Vdc, T_J$	= 125°C)		_	TBD	2.0 25	
Gate–Body Leakage Current (VGS =	$= \pm 8.0 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	_	TBD	100	nAdc
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficien	(Cpk ≥ 2.0) (3) t (Negative)	VGS(th)	0.7	TBD TBD		Vdc mV/°C
Static Drain-to-Source On-Resistant ($V_{GS} = 4.5 \text{ Vdc}, I_D = 2.4 \text{ Adc}$)	nce (Cpk ≥ 2.0) (3)	R _{DS(on)}		TBD	90	mΩ
$(V_{GS} = 2.7 \text{ Vdc}, I_D = 1.2 \text{ Adc})$			—	TBD	130	
Forward Transconductance (V_{DS} =	10 Vdc, $I_D = 1.2 \text{ Adc}$ (1)	9FS	2.6	TBD	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	TBD	—	pF
Output Capacitance	$(V_{DS} = 15 \text{ Vac}, V_{GS} = 0 \text{ Vac}, f = 1.0 \text{ MHz})$	C _{OSS}	—	TBD	—	
Transfer Capacitance	,	C _{rss}	_	TBD	—	
SWITCHING CHARACTERISTICS ⁽³⁾						-
Turn–On Delay Time		^t d(on)	—	TBD	—	ns
Rise Time	$(V_{DS} = 10 \text{ Vdc}, I_{D} = 2.4 \text{ Adc},$	t _r	—	TBD	—	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)	_	TBD	—	
Fall Time		t _f	_	TBD	—	
Turn–On Delay Time		^t d(on)		TBD	—	
Rise Time	$(V_{DD} = 10 \text{ Vdc}, I_{D} = 1.2 \text{ Adc},$	tr	_	TBD	—	
Turn-Off Delay Time	$V_{GS} = 2.7 \text{ Vdc}, R_{G} = 6.0 \Omega$ (1)	^t d(off)	—	TBD	—	
Fall Time	7	tf	_	TBD	—]
Gate Charge		QT	—	TBD	TBD	nC
	(V _{DS} = 16 Vdc, I _D = 2.4 Adc,	Q ₁	_	TBD	—	1
	$V_{GS} = 4.5 \text{ Vdc}$	Q ₂	_	TBD	—	1
		Q ₃	_	TBD	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS				•	
Forward On–Voltage	$(I_{S} = 2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1) $(I_{S} = 2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		TBD TBD	1.0	Vdc
Reverse Recovery Time		t _{rr}	_	TBD	—	ns
	$(1s = 2.4 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta		TBD	_	1
	$dl_S/dt = 100 A/\mu s)$ (1)	tb		TBD	_	1
Poweree Resource Stored Charge	1	0.5.5		TRD		

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{pk} = \left| \frac{Max \ limit - Typ}{3 \ x \ SIGMA} \right|$

Micro8

Dimensions are shown in millimeters (inches)



Advance Information **Medium Power Surface Mount Products TMOS Single N-Channel Field Effect Transistor**

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on-resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as ٠ PCMCIA cards
- Ultra Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- **IDSS Specified at Elevated Temperature** ٠
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	20	Vdc
Gate-to-Source Voltage — Continuous	VGS	± 8.0	Vdc
Drain Current — Continuous @ $T_A = 25^{\circ}C$ (2) — Continuous @ $T_A = 70^{\circ}C$ (2) — Pulsed Drain Current (3)	I _D I _D IDM	3.8 3.5 30	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	1.8 14.3	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	0.78 6.25	Watts mW/°C
Operating and Storage Temperature Range	TJ, T _{stg}	- 55 to 150	°C
THERMAL RESISTANCE			

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _{0JA}	55 125	70 160	°C/W

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State) (2) When mounted on minimum recommended FR-4 or G-10 board (V_{GS} = 4.5 V, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature

DEVICE MARKING

ORDERING INFORMATION

A.C.	Device	Reel Size	Tape Width	Quantity			
AC	MTSF3N02HDR2	13″	12 mm embossed tape	4000 units			
This document contains information on a new product. Specifications and information are subject to change without notice.							

Preferred devices are Motorola recommended choices for future use and best overall value.







MTSF3N02HD

Motorola Preferred Device

SINGLE TMOS

POWER MOSFET

20 VOLTS

 $R_{DS(on)} = 0.040 \text{ OHM}$

3.8 AMPERES



MTSF3N02HD

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	ge (Cpk ≥ 2.0) (1) (3)	V(BR)DSS				Vdc
(V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	- 	20	 16	_	mV/°C
Zero Gate Voltage Drain Current		IDSS			1.0	μAdc
$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{S}$	J = 125°C)				1.0 25	
Gate–Body Leakage Current (VGS	$s = \pm 8.0$ Vdc, V _{DS} = 0 Vdc)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	$(Cpk \ge 2.0)$ (3) ent (Negative)	VGS(th)	0.7	0.78 2.65	_	Vdc mV/°C
Static Drain–to–Source On–Resistance (Cpk \ge 2.0) (3)		R _{DS(on)}				mΩ
(V _{GS} = 4.5 Vdc, I _D = 3.8 Adc) (V _{GS} = 2.7 Vdc, I _D = 1.9 Adc)			_	30 40	40 50	
Forward Transconductance (VDS =	= 10 Vdc, $I_D = 1.9$ Adc) (1)	9FS	4.0	7.5		Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	475	_	pF
Output Capacitance	(V _{DS} = 15 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	_	255	_	
Transfer Capacitance	,	C _{rss}	—	110	_	1
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time		^t d(on)	—	9.5	—	ns
Rise Time	(V _{DS} = 10 Vdc, I _D = 3.8 Adc,	t _r	_	45	_	
Turn–Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)		50		
Fall Time		t _f	—	62	—	
Turn-On Delay Time		^t d(on)	_	19	_	ns
Rise Time	(V _{DD} = 10 Vdc, I _D = 1.9 Adc,	t _r	_	130	_	
Turn-Off Delay Time	$V_{GS} = 2.7 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	38	_	
Fall Time		tf	—	47		
Gate Charge		QT	_	12	17	nC
	(V _{DS} = 16 Vdc, I _D = 3.8 Adc,	Q ₁	—	1.0	—	
	$V_{GS} = 4.5 \text{ Vdc}$)	Q ₂		5.0		
		Q3	—	3.5	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 3.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1)	V _{SD}		0.02	1.0	Vdc
	$(I_{S} = 3.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.83		
Reverse Recovery Time		t _{rr}	—	46	—	ns
	$(I_S = 3.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, d_S/dt = 100 \text{ A/us})$ (1)	ta	—	23		1
		tb	—	23	—	1
Payarsa Pasayary Storage Charge		Ορρ		0.05		

(2) Switching characteristics are independent of operating junction temperature. (3) Reflects typical values. $C_{ref} = \left| \frac{Max \ limit - Typ}{L} \right|$

$$C_{pk} = \frac{3 \times SIGMA}{3 \times SIGMA}$$

TYPICAL ELECTRICAL CHARACTERISTICS

V_{GS} = 3.8 V

Tj = 25°C

6

8



0.05

0.04

0.03

0.02

0.01

0

2



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Gate-to-Source Voltage

4

VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)



Figure 4. On-Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTSF3N02HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Tran-

sient Thermal Resistance - General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_θJC).



Figure 12. Maximum Rated Forward Biased Safe Operating Area

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 14. Diode Reverse Recovery Waveform

MTSF3N02HD

Micro8

Dimensions are shown in millimeters (inches)



Advance Information Medium Power Surface Mount Products TMOS Single N-Channel Field Effect Transistor

Micro8[™] devices are an advanced series of power MOSFETs which utilize Motorola's High Cell Density HDTMOS process to achieve lowest possible on–resistance per silicon area. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. Micro8[™] devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided

MAXIMUM RATINGS (T I = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	30	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	30	Vdc
Gate-to-Source Voltage — Continuous	V _{GS}	± 20	Vdc
Drain Current — Continuous @ T _A = 25°C (2) — Continuous @ T _A = 70°C (2) — Pulsed Drain Current (3)	I _D I _D IDM	3.7 3.2 30	Adc Apk
Total Power Dissipation @ T _A = 25°C (1) Linear Derating Factor (1)	PD	1.8 14.3	Watts mW/°C
Total Power Dissipation @ T _A = 25°C (2) Linear Derating Factor (2)	PD	0.78 6.25	Watts mW/°C
Operating and Storage Temperature Range	TJ, T _{sta}	- 55 to 150	°C

Rating	Symbol	Тур.	Max.	Unit
Thermal Resistance — Junction to Ambient, PCB Mount (1)	R _{θJA}	55	70	°C/W
— Junction to Ambient, PCB Mount (2)	R _{θJA}	125	160	

(1) When mounted on 1 inch square FR-4 or G-10 board (V_{GS} = 10 V, @ Steady State)

(2) When mounted on minimum recommended FR-4 or G-10 board ($V_{GS} = 10 \text{ V}$, @ Steady State)

(3) Repetitive rating; pulse width limited by maximum junction temperature.

DEVICE MARKING	ORDERING INFORMATION				
٨٨	Device	Reel Size	Tape Width	Quantity	
AA	MTSF3N03HDR2	13″	12 mm embossed tape	4000 units	

This document contains information on a new product. Specifications and information are subject to change without notice. **Preferred devices** are Motorola recommended choices for future use and best overall value.

SINGLE TMOS POWER MOSFET 3.7 AMPERES 30 VOLTS RDS(on) = 0.040 OHM

105

D

G (



MTSF3N03HD

Motorola Preferred Device





MTSF3N03HD

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	ge (Cpk ≥ 2.0) (1) (3)	V _(BR) DSS	20			Vdc
(VGS = 0 Vdc, ID = 250 µAdc) Temperature Coefficient (Positiv	e)		30	27	_	mV/°C
Zero Gate Voltage Drain Current		IDSS				μAdc
(V _{DS} = 24 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 24 Vdc, V _{GS} = 0 Vdc, T	ı = 125°C)		_		1.0 25	
Gate-Body Leakage Current (VGS	$S = \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0)$	IGSS	_	_	100	nAdc
ON CHARACTERISTICS ⁽¹⁾				1		I
Gate Threshold Voltage	(Cpk ≥ 2.0) (3)	VGS(th)				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficie	ent (Negative)		1.0	1.5 4.5	_	mV/°C
Static Drain-to-Source On-Resist	ance (Cpk ≥ 2.0) (3)	R _{DS(on)}				mΩ
$(V_{GS} = 10 \text{ Vdc}, I_{D} = 3.7 \text{ Adc})$ $(V_{GS} = 4.5 \text{ Vdc}, I_{D} = 1.9 \text{ Adc})$			_	35 45	40 60	
Forward Transconductance (VDS	= 10 Vdc, I _D = 1.9 Adc)	9FS	2.0		_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	420	—	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	190	—	1
Transfer Capacitance	, , , , , , , , , , , , , , , , , , ,	C _{rss}	—	65	_	1
SWITCHING CHARACTERISTICS	2)					
Turn–On Delay Time		^t d(on)	—	7.0	—	ns
Rise Time	$(V_{DS} = 15 \text{ Vdc}, I_{D} = 3.7 \text{ Adc},$	t _r	—	19	—	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_G = 6 \Omega) (1)$	^t d(off)	—	32	_	
Fall Time		t _f	—	36	—	
Turn–On Delay Time		^t d(on)	—	7.0	—	ns
Rise Time	(V _{DD} = 15 Vdc, I _D = 1.9 Adc,	tr	—	11	—	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6 \Omega$ (1)	^t d(off)	_	29		
Fall Time		t _f	—	23		
Gate Charge		QT	—	18.5	26	nC
	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 3.7 \text{ Adc},$	Q ₁	—	1.4		
	V _{GS} = 10 Vdc)	Q ₂	—	5.5		
		Q ₃		7.1	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					i
Forward On–Voltage	$(I_{S} = 3.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (1)	VSD	_	0.82	1.0	Vdc
	$(I_{S} = 3.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.7	_	
Reverse Recovery Time	$(I_S = 3.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/us}$ (1)	t _{rr}	_	28	_	ns
		ta	—	14	—	1
		tb		14		
Reverse Recovery Storage Charge		Ορρ		0.028		шС

(2) Switching characteristics are independent of operating junction temperature.
 (3) Reflects typical values.

TYPICAL ELECTRICAL CHARACTERISTICS









Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTSF3N03HD



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to Motorola standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $t_{\Gamma\Gamma}$), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



Figure 10. Diode Forward Voltage versus Current



t, TIME

Figure 11. Reverse Recovery Time (trr)

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 12) defines the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_θJ_C).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reli-



Figure 12. Maximum Rated Forward Biased Safe Operating Area

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 15. Diode Reverse Recovery Waveform

MTSF3N03HD

Micro8

Dimensions are shown in millimeters (inches)



Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor D3PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add -RL Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	1000	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	6.0 4.2 18	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C (1)	PD	178 1.43 2.0	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 6.0 Apk, L = 27.77 mH, R _G = 25Ω)	E _{AS}	720	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	0.70 62.5 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



TMOS POWER FET 6.0 AMPERES 1000 VOLTS RDS(on) = 1.5 OHM



TMOS

CASE 433–01, Style 2 D³PAK Surface Mount

MTV6N100E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	ge	V(BR)DSS	1000			Vdc
Temperature Coefficient (Positive	e)			1270	_	mV/°C
Zero Gate Voltage Drain Current		IDSS			40	μAdc
$(V_{DS} = 1000 \text{ Vac}, V_{GS} = 0 \text{ Vac})$ $(V_{DS} = 1000 \text{ Vac}, V_{GS} = 0 \text{ Vac})$	T _J = 125°C)		_	_	10	
Gate-Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)		-			-	-
Gate Threshold Voltage		V _{GS(th)}				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficie	nt (Negative)		2.0	3.0 7.0	4.0	mV/°C
Static Drain-to-Source On-Resist	ance (V_{GS} = 10 Vdc, I_D = 3.0 Adc)	R _{DS(on)}	_	1.28	1.5	Ohm
Drain-to-Source On-Voltage		VDS(on)				Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 6.0 \text{ Adc})$ $(V_{CS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_H$	– 125°C)		—	7.9	14.4 9.5	
Forward Transconductance (V	= 10 Vdc, In = 3.0 Adc)	9ES	4.0	7.2		mhos
DYNAMIC CHARACTERISTICS		010				
Input Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{iss}	_	3000	4210	pF
Output Capacitance		C _{OSS}		219	440	
Transfer Capacitance	f = 1:0 MHz)	C _{rss}		43	90	
SWITCHING CHARACTERISTICS (2)	1			1	
Turn–On Delay Time		t _{d(on)}	_	27	45	ns
Rise Time	$(V_{DD} = 500 \text{ Vdc}, I_{D} = 6.0 \text{ Adc},$	tr		29	65	1
Turn–Off Delay Time	$V_{GS} = 10 V dc,$ $R_G = 9.1 \Omega)$	^t d(off)	_	93	170	1
Fall Time		t _f	_	43	95	
Gate Charge	(V _{DS} = 400 Vdc, I _D = 6.0 Adc, V _{GS} = 10 Vdc)	QT	_	66	100	nC
(See Figure 8)		Q ₁	—	12.5	—	1
		Q ₂	—	25.9	—	1
		Q ₃	—	26	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(l_{S} = 6.0 \text{ Adc. } V_{CS} = 0 \text{ Vdc})$	V _{SD}		0.04	1.0	Vdc
	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.81 0.64	1.0	
Reverse Recovery Time		t _{rr}		735		ns
	(I _S = 6.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	ta		188	_	
		t _b	_	547	_	
Reverse Recovery Stored Charge		Q _{RR}	_	4.7	—	μC
INTERNAL PACKAGE INDUCTANO	:E					•
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS		13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTV6N100E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7a. Capacitance Variation





Figure 7b. High Voltage Capacitance Variation

MTV6N100E





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor D3PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add -RL Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	1000	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate-to-Source Voltage — Continuous	VGS	±20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	10 6.2 30	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C (1)	PD	250 2.0 3.57	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 10 Apk, L = 10 mH, R _G = 25Ω)	EAS	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	0.5 62.5 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

N-Channel

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



TMOS POWER FET 10 AMPERES 1000 VOLTS RDS(on) = 1.3 OHM


MTV10N100E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag	ge	V(BR)DSS	1000			Vdc
(V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	e)		1000	 1254	_	mV/°C
Zero Gate Voltage Drain Current	·	IDSS				μAdc
$(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	T (0500)		—	—	10	
$(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	I J = 125°C)		_	_	100	
Gate–Body Leakage Current (V _{GS}	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0 \text{ Vdc})$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (Vps = Vcs, $p = 250 \mu Adc$)		VGS(th)	2.0	3.0	40	Vdc
Threshold Temperature Coefficie	nt (Negative)			7.0	—	mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 5.0 Adc)	R _{DS(on)}	_	1.07	1.3	Ohm
Drain-to-Source On-Voltage		V _{DS(on)}				Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc})$	- 125°C)		—	11	15	
(VGS = 10 Vdc, 1) = 5.0 Adc, 1)		n			15.5	
Forward Transconductance (VDS =	= 15 vdc, ID = 5.0 Adc)	9FS	8.0	10	_	mnos
		C		2500	5600	рĘ
	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc,	Ciss		3500	5000	рг
	f = 1.0 MHz)	C _{OSS}		264	530	
Transfer Capacitance		C _{rss}	_	52	90	
	2) I					1
Turn-On Delay Time		^t d(on)		29	60	ns
Rise Time	$V_{OD} = 500 \text{ Vac}, \text{ ID} = 10 \text{ Adc}, V_{OS} = 10 \text{ Vdc},$	tr	_	57	120	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$)	^t d(off)	_	118	240	
Fall Time		t _f		70	140	
Gate Charge		QT	—	100	120	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 10 Adc,	Q ₁	—	18.4	—	
	$V_{GS} = 10 \text{ Vdc}$	Q ₂	—	33	—	
		Q ₃	_	36.7	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(l_{S} = 10 \text{ Adc. } V_{CS} = 0 \text{ Vdc})$	V _{SD}				Vdc
	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		_	0.885 0.8	1.1	
		t		885		ne
		۲r +		220		115
	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/us})$	^l a		220		
		^t b		100		
Reverse Recovery Stored Charge		QRR	—	8.0	_	μC
INTERNAL PACKAGE INDUCTANC	E					
(Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance	· · ·	La				nH
(Measured from the source lead	0.25" from package to source bond pad)		_	13	-	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

t = Q/IG(AV)

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)







Figure 8b. High Voltage Capacitance Variation

MTV10N100E





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Advance Information **TMOS E-FET** ™ **Power Field Effect Transistor D3PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





MTV16N50E

TMOS POWER FET 16 AMPERES 500 VOLTS RDS(on) = 0.40 OHM



D³PAK Surface Mount

Symbol Rating Value Unit Drain-to-Source Voltage 500 Vdc VDSS 500 Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$) VDGR Vdc Gate-to-Source Voltage - Continuous ±20 Vdc VGS Drain Current — Continuous 16 Adc ID - Continuous @ 100°C ID 9.0 — Single Pulse ($t_D \le 10 \ \mu s$) 60 Apk IDM **Total Power Dissipation** PD 180 Watts Derate above 25°C 1.4 W/°C Total Power Dissipation @ $T_A = 25^{\circ}C$ (1) 2.0 Watts Operating and Storage Temperature Range -55 to 150 °C TJ, Tsta Single Pulse Drain-to-Source Avalanche Energy - Starting TJ = 25°C EAS mJ $(V_{DD} = 50 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, \text{ Peak II} = 16 \text{ Apk}, \text{L} = 6.7 \text{ mH}, \text{R}_{G} = 25 \Omega$) 860 Thermal Resistance — Junction to Case 07 °C/W R₀JC - Junction to Ambient 62.5 R_{0JA} Junction to Ambient (1) $R_{\theta JA}$ 35 Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds °C ΤL 260

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS ($T_{C} = 25^{\circ}C$ unless otherwise noted)

MTV16N50E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 250 μAdc)	ge	V(BR)DSS	500	_	_	Vdc
Temperature Coefficient (Positive			_	520	_	mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc, ⁻	ГJ = 125°С)	IDSS			250 1000	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	I _{GSS}	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu$ Adc) Threshold Temperature Coefficient	nt (Negative)	V _{GS(th)}	2.0	3.2 7.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resist	ance (V _{GS} = 10 Vdc, I _D = 8.0 Adc)	R _{DS(on)}	_	0.32	0.40	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I_D = 16 Adc) (V _{GS} = 10 Vdc, I_D = 8.0 Adc, T_J	= 125°C)	VDS(on)			6.7 5.6	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 8.0 Adc)	9FS	5.0	_	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	3200	4480	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	400	560	1
Transfer Capacitance		C _{rss}	_	320	448	1
SWITCHING CHARACTERISTICS (2)	1	1		1	
Turn–On Delay Time		td(on)	—	28	60	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_{D} = 16 \text{ Adc},$	tr	—	80	160	
Turn–Off Delay Time	$R_{G} = 4.7 \Omega$	^t d(off)	—	80	160	1
Fall Time		tf	—	60	120	1
Gate Charge		QT	—	65	—	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 16 Adc,	Q ₁	—	17	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	47	—	1
		Q ₃	—	34	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	(I _S = 16 Adc, V _{GS} = 0 Vdc) (I _S = 16 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}	_	1.0 0.9	1.6	Vdc
Reverse Recovery Time		t _{rr}	_	390	_	ns
	$(l_{\rm E} = 16 \text{Adc} \text{Vec} = 0 \text{Vdc}$	ta	_	245	_	
	$dI_S/dt = 100 A/\mu s$	t _h		145		
Reverse Recovery Stored Charge	1	Q _{RR}		5.35		μC
INTERNAL PACKAGE INDUCTANC	:E	L	1	1	1	1
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	5.0	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.





POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

7000

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$



At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 9a. Low Voltage Capacitance Variation

MTV16N50E



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor D3PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add –RL Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	500	Vdc
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS	±20 ±40	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p \leq 10 μ s)	I _D I _D I _{DM}	20 14.1 60	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T _C = 25°C (1)	PD	250 2.0 3.57	Watts W/°C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 20 Apk, L = 10 mH, R _G = 25Ω)	EAS	2000	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	0.5 62.5 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



TMOS POWER FET 20 AMPERES 500 VOLTS RDS(on) = 0.240 OHM



TMOS

N-Channel

D³PAK Surface Mount

MTV20N50E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				
Drain–to–Source Breakdown Volta (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	500 —	 583	_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	ſ」= 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_{D} = 10 Adc)	R _{DS(on)}	_	0.23	0.24	Ohm
$\label{eq:VGS} \begin{array}{l} \mbox{Drain-to-Source On-Voltage} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 20 Adc)} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 10 Adc, T_J)} \end{array}$	= 125°C)	V _{DS(on)}	_	4.75 —	6.0 6.0	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 10 Adc)	9FS	11	16.2	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		3880	6950	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}		452	920	
Transfer Capacitance		C _{rss}		96	140	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)		29	55	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr		90	165	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)		97	190	
Fall Time		t _f		84	170	
Gate Charge		QT		100	132	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 20 Adc,	Q1	_	20	_	
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	44	_	
		Q3	_	36	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.916 0.81	1.1	Vdc
Reverse Recovery Time		t _{rr}		431	—	ns
	(I _S = 20 Adc, V _{GS} = 0 Vdc,	t _a		272	_	
	dl _S /dt = 100 A/µs)	t _b		159	_	
Reverse Recovery Stored Charge		Q _{RR}		6.67	—	μC
INTERNAL PACKAGE INDUCTANC	E					•
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

7

40

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain–To–Source Leakage Current versus Voltage

500

MTV20N50E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 10a. Capacitance Variation





Figure 10b. High Voltage Capacitance Variation

MTV20N50E





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Starting Junction Temperature



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Advance Information **TMOS E-FET** ™ **Power Field Effect Transistor D3PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add –RL Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	500	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate-to-Source Voltage — Continuous	VGS	±20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	25 15.8 88	Adc Apk
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 25 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	938	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	0.5 62.5 35	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TMOS POWER FET 25 AMPERES 500 VOLTS RDS(on) = 0.200 OHM



TMOS

N-Channel

CASE 433–01, Style 2 D³PAK Surface Mount

MTV25N50E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	ge	V(BR)DSS	500			Vdc
(V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive	e)		500	0.51		mV/°C
Zero Gate Voltage Drain Current	·	lnss				uAdc
$(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		1000	—	—	10	
$(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Γ _J = 125°C)		_	—	100	
Gate-Body Leakage Current (VGS	$s = \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0 \text{ Vdc})$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage		V _{GS(th)}				Vdc
(VDS = VGS, ID = 250 µAdc) Threshold Temperature Coefficie	ent (Negative)		2.0	2.9	4.0	mV/°C
Static Drain-to-Source On-Resist	ance $(V = 10)$ Vdc $I = 125$ Adc)	RDS(op)		0.19	0.2	Ohm
Drain to Source On Voltage		Vps(on)		0.10	0.2	Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 25 \text{ Adc})$	$V_{GS} = 10 \text{ Vdc. } \Pi = 25 \text{ Adc}$		_	5.4	6.0	Vuc
$(V_{GS} = 10 \text{ Vdc}, I_{D} = 12.5 \text{ Adc}, T_{D} = 12.5 \text{ Adc}$	J = 125°C)		—	—	5.3	
Forward Transconductance (VDS =	= 15 Vdc, I _D = 12.5 Adc)	9FS	11	17	—	mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	4700	6580	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	520	728	1
Transfer Capacitance	$\Gamma = \Gamma O W \Gamma Z$	C _{rss}		200	280	1
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		td(on)	_	37	70	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_{D} = 25 \text{ Adc},$	tr	_	137	280	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$	td(off)		118	240	1
Fall Time		t _f		112	230	1
Gate Charge		От		132	180	nC
(See Figure 8)		01		29		
	$(V_{DS} = 400 \text{ Vac}, I_{D} = 25 \text{ Adc}, V_{CS} = 10 \text{ Vdc})$			62		
		Q ₂		03		-
		Q3	_	61	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_S = 25 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	VSD	_	0.9	1.1	Vdc
	$(I_{S} = 25 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, I_{J} = 125^{\circ}\text{C})$		—	0.79	—	
Reverse Recovery Time		t _{rr}	_	501	_	ns
	$(ls = 25 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta	_	332	_	1
	$dl_S/dt = 100 A/\mu s)$	th		170	_	1
Reverse Recovery Stored Charge	1	Q _{RR}	_	9.42	_	μC
INTERNAL PACKAGE INDUCTANC	L E			1	I	
Internal Drain Inductance		Ln				nH
(Measured from the drain lead 0	25" from package to center of die)	-0	—	5.0	-	
Internal Source Inductance		LS				nH
(Measured from the source lead	0.25" from package to source bond pad)		—	13	-	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

15 V

40

50

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.45

0.40

0.35 0.30

0.25

0.20

0.15 0.10

0.05 0

0

V_{GS} = 10 V

10



Figure 2. Transfer Characteristics



Figure 3. On-Resistance versus Drain Current and Temperature

20

30



Figure 5. On-Resistance Variation with Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage





MTV25N50E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

12000

11000 10000

9000

8000

7000

6000

5000 4000

3000

2000

1000

0

-10

-5

C, CAPACITANCE (pF)

Ciss

Crss

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

 $V_{GS} = 0 V$

C_{rss}

5

0

 $\sim V_{GS} + V_{DS} \rightarrow$

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

 $V_{DS} = 0 V$

The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

 $T_{1} = 25$

1000

Ciss

Coss

Crss



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 11a. Capacitance Variation

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 11b. High Voltage Capacitance Variation

MTV25N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge







SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Advance Information **TMOS E-FET** ™ **Power Field Effect Transistor D3PAK for Surface Mount** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete G C Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MTV32N20E

TMOS POWER FET 32 AMPERES 200 VOLTS RDS(on) = 0.075 OHM



TMOS

D

S

N-Channel

CASE 433–01, Style 2 D³PAK Surface Mount

Symbol Rating Value Unit Drain-to-Source Voltage 200 Vdc VDSS 200 Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$) VDGR Vdc Gate-to-Source Voltage - Continuous ±20 Vdc VGS 32 Drain Current — Continuous Adc ID - Continuous @ 100°C ID 19 — Single Pulse ($t_D \le 10 \ \mu s$) 128 Apk IDM Total Power Dissipation @ 25°C PD 180 Watts Derate above 25°C 1.44 W/°C Total Power Dissipation @ $T_A = 25^{\circ}C$ (1) Watts 2.0 Operating and Storage Temperature Range -55 to 150 °C TJ, Tsta Single Pulse Drain-to-Source Avalanche Energy - Starting TJ = 25°C EAS mJ $(V_{DD} = 50 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, \text{ Peak II} = 32 \text{ Apk}, \text{ L} = 1.58 \text{ mH}, \text{ R}_{G} = 25 \Omega$) 810 Thermal Resistance — Junction to Case 07 °C/W R₀JC - Junction to Ambient 62.5 R_{0JA} Junction to Ambient (1) $R_{\theta JA}$ 35 Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds °C ΤL 260

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

MTV32N20E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 µAdc)	ge	V(BR)DSS	200	_	_	Vdc
Temperature Coefficient (Positive	2)		_	247	_	mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 200 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 200 Vdc, V _{GS} = 0 Vdc, T	Zero Gate Voltage Drain Current $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$			_	250 1000	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0 Vdc)	I _{GSS}		_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0	3.0 8.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 16 Adc)	R _{DS(on)}	_	0.064	0.075	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 32 Adc) (V _{GS} = 10 Vdc, I _D = 16 Adc, T _J	= 125°C)	VDS(on)		2.1	3.0 2.7	Vdc
Forward Transconductance (VDS =	= 15 Vdc, I _D = 16 Adc)	9FS	12	20	_	mhos
DYNAMIC CHARACTERISTICS		-				
Input Capacitance		C _{iss}	_	3600	5000	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	_	130	250	
Transfer Capacitance	1 = 1.0 Mm2	C _{rss}	_	690	1000	
SWITCHING CHARACTERISTICS (2)	1			1	
Turn–On Delay Time		td(on)	_	25	50	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_{D} = 32 \text{ Adc},$	tr	_	120	240	
Turn–Off Delay Time	$V_{GS} = 10 Vac,$ $R_{G} = 6.2 \Omega)$	^t d(off)	_	75	150	
Fall Time		t _f	_	91	182	
Gate Charge		QT	_	85	120	nC
(See Figure 8)	(V _{DS} = 160 Vdc, I _D = 32 Adc,	Q1	_	12	_	
	$V_{GS} = 10 \text{ Vdc}$	Q2		40	_	
		Q3		30	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS	1	L	L		
Forward On–Voltage	$(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.1 0.9	2.0	Vdc
Reverse Recovery Time		t _{rr}		280	_	ns
	$(l_{\rm E} = 32 \text{Adc} \text{Vec} = 0 \text{Vdc}$	ta		195	_	
	$dI_S/dt = 100 A/\mu s$	t _h		85		
Reverse Recovery Stored Charge		Q _{RR}		2.94	_	μC
INTERNAL PACKAGE INDUCTANC	: E	1	1		1	1
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	5.0	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS











Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTV32N20E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 13. Thermal Response

t, TIME (s)



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet TMOS E-FET [™] Power Field Effect Transistor D3PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add -RL Suffix to Part Number

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	250	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate-Source Voltage — Continuous	VGS	±20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	32 25 96	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (1)	PD	250 2.0 3.57	Watts W/∘C Watts
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, Peak I _L = 32 Apk, L = 8.8 mH, R _G = 25 Ω)	EAS	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	0.5 62.5 35	°C/W
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



TMOS POWER FET 32 AMPERES 250 VOLTS RDS(on) = 0.08 OHM



TMOS

N-Channel

CASE 433–01, Style 2 D³PAK Surface Mount

MTV32N25E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1				1
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ge e)	V(BR)DSS	250 —	 380		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS}	= ± 20 Vdc, V _{DS} = 0)	IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						_
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	 7.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V_{GS} = 10 Vdc, I_D = 16 Adc)	R _{DS(on)}	—	0.69	0.08	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 32 \mbox{ Adc}) \\ (V_{GS} = 10 \mbox{ Vdc}, \mbox{ I}_{D} = 16 \mbox{ Adc}, \mbox{ T}_{J} \end{array}$	= 125°C)	VDS(on)		2.25 —	2.6 2.5	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 16 Adc)	9FS	11	20	_	mhos
DYNAMIC CHARACTERISTICS			I			1
Input Capacitance		C _{iss}	_	3800	5320	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	750	1020	
Transfer Capacitance		C _{rss}		240	370	
SWITCHING CHARACTERISTICS (2)	I	I		I	1
Turn-On Delay Time		^t d(on)	—	31	60	ns
Rise Time	$(V_{DD} = 125 \text{ Vdc}, I_D = 32 \text{ Adc},$	tr	_	133	266	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	_	93	186	
Fall Time		t _f	_	108	216	
Gate Charge		QT	_	97	136	nC
(See Figure 8)	(V _{DS} = 200 Vdc, I _D = 32 Adc,	Q ₁	_	22	—	
	$V_{GS} = 10 \text{ Vdc})$	Q2	_	43	_	
		Q3	_	41	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					•
Forward On–Voltage	$(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.0 0.92	1.5	Vdc
Reverse Recovery Time		t _{rr}	—	312	—	ns
	(I _S = 32 Adc, V _{GS} = 0 Vdc,	ta	_	220	—]
	dI _S /dt = 100 A/µs)	t _b	—	93	—	
Reverse Recovery Stored Charge		Q _{RR}	_	3.6	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTV32N25E





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 14. Thermal Response



Figure 15. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor TO-247 With Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

Source-to-Drain Diode Recovery Time Comparable to a

IDSS and VDS(on) Specified at Elevated Temperature Isolated Mounting Hole Reduces Mounting Hardware

· Diode is Characterized for Use in Bridge Circuits

TMOS



CASE 340F-03, Style 1 TO-247AE

MTW6N100E

Motorola Preferred Device

TMOS POWER FET

6.0 AMPERES

1000 VOLTS RDS(on) = 1.5 OHM

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Robust High Voltage TerminationAvalanche Energy Specified

Discrete Fast Recovery Diode

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	1000	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID I _{DM}	6.0 4.2 18	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.43	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, I _L = 6.0 Apk, L = 27.77 mH, R _G = 25Ω)	EAS	720	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.70 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value
MTW6N100E

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Unit	Max	Тур	Min	Symbol	racteristic	Cha
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	l				-		OFF CHARACTERISTICS
	Vdc mV/°C		 1,270	1000 —	V _(BR) DSS	3)	Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	μAdc	10 100			IDSS	TJ = 125°C)	Zero Gate Voltage Drain Current (V_{DS} = 1000 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 1000 Vdc, V_{GS} = 0 Vdc,
	nAdc	100	—	—	IGSS	$= \pm 20$ Vdc, V _{DS} = 0)	Gate–Body Leakage Current (VGS
							ON CHARACTERISTICS (1)
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Vdc mV/°C	4.0	3.0 7.0	2.0	VGS(th)	e)	Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Ohm	1.5	1.28	—	R _{DS(on)}	e (V _{GS} = 10 Vdc, I _D = 3.0 Adc)	Static Drain–Source On–Resistance
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Vdc	14.4 12.6	8.0 —		VDS(on)	10 Vdc)	Drain–Source On–Voltage (V_{GS} = $(I_D = 6.0 \text{ Adc})$ ($I_D = 3.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mhos	—	7.2	4.0	9FS	: 10 Vdc, I _D = 3.0 Adc)	Forward Transconductance (V _{DS} =
$ \begin{array}{ c c c c c c c } \hline \text{Input Capacitance} & (V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \\ f = 1.0 \text{ MHz}) & \hline C_{iSS} & - & 219 & 440 \\ \hline C_{OSS} & - & 219 & 440 \\ \hline C_{OSS} & - & 219 & 440 \\ \hline C_{rSS} & - & 43 & 90 \\ \hline \end{array} \\ \hline \begin{array}{ c c c c c c c c } \hline \\ \hline $							DYNAMIC CHARACTERISTICS
$ \begin{array}{ c c c c c c c } \hline \text{Output Capacitance} & (V_{DS} = 25 \text{Vdc}, V_{GS} = 0 \text{Vdc}, \\ f = 1.0 \text{MHz}) & \hline \\ \hline$	pF	4210	3000	—	C _{iss}		Input Capacitance
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	ĺ	440	219	—	C _{OSS}	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Output Capacitance
SWITCHING CHARACTERISTICS (2) Turn-On Delay Time (VDD = 500 Vdc, ID = 6.0 Adc, VGS = 10 Vdc, RG = 9.1 Ω) td(on) - 27 45 Turn-Off Delay Time (VDD = 500 Vdc, ID = 6.0 Adc, RG = 9.1 Ω) td(off) - 29 65 Turn-Off Delay Time (VDD = 500 Vdc, ID = 6.0 Adc, RG = 9.1 Ω) tr - 29 65 Fall Time (VDS = 800 Vdc, ID = 6.0 Adc, VGS = 0.1 QC) tr - 43 95 Gate Charge (See Figure 8) (VDS = 800 Vdc, ID = 6.0 Adc, VGS = 0.0 Adc, VGS = 10 Vdc) Q1 - 12.5 - Q2 - 25.9 - Q3 - 26 - SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (1) (IS = 6.0 Adc, VGS = 0 Vdc) (IS = 6.0 Adc, VGS = 0 Vdc), dIS/dt = 100 A/µs) VSD - 0.808 1.0 Reverse Recovery Time (See Figure 14) (IS = 6.0 Adc, VGS = 0 Vdc, dIS/dt = 100 A/µs) trr - 735 - Reverse Recovery Stored Charge QDP - 4.7 -		90	43	—	C _{rss}	Reverse Transfer Capacitance	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						2)	SWITCHING CHARACTERISTICS (2
$ \begin{array}{ c c c c c c } \hline Rise Time & (V_{DD} = 500 \ Vdc, \ I_{D} = 6.0 \ Adc, \\ V_{GS} = 10 \ Vdc, \\ R_{G} = 9.1 \ \Omega) & t_{f} & - & 29 & 65 \\ \hline t_{d}(off) & - & 93 & 170 \\ \hline t_{f} & - & 43 & 95 \\ \hline t_{d}(off) & - & 93 & 170 \\ \hline t_{f} & - & 43 & 95 \\ \hline t_{d}(off) & - & 66 & 100 \\ \hline t_{f} & - & 43 & 95 \\ \hline t_{d}(off) & - & 066 & 100 \\ \hline t_{f} & - & 12.5 & - & 022 & - & 25.9 & - & 022 & - & 25.9 & - & 022 & - & 25.9 & - & 022 & - & 25.9 & - & 022 & - & 25.9 & - & 022 & - & 25.9 & - & 023 & - & 26 & - & 023 & - & 26 & - & 023 & - & 26 & - & 023 & - & 26 & - & 023 & - & 26 & - & 023 & - & 26 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 1.0 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & 0.808 & 0.64 & - & & & 0.808 & 0.64 & - & & & & 0.808 & 0.64 & - & & & & & & & & & & & & & & & & & $	ns	45	27	—	^t d(on)		Turn–On Delay Time
$\begin{tabular}{ c c c c c c } \hline Turn-Off Delay Time & $V_{GS} = 10 \ Vdc, $R_G = 9.1 \ \Omega$)$ & $t_{G} = 9.1 \ \Omega$)$ & $t_{f} & -$$$ & 93 & 170 \\ \hline $t_{f} & -$$ & 43 & 95 \\ \hline $cate Charge$ & $V_{CS} = Figure 8$)$ & $(V_{DS} = 800 \ Vdc, \ I_{D} = 6.0 \ Adc, $V_{CS} = 10 \ Vdc$)$ & Q_T & $-$$ & 66 & 100 \\ \hline Q_1 & $-$$ & 12.5 & $-$$ \\ \hline Q_2 & $-$$ & 25.9 & $-$$ \\ \hline Q_2 & $-$$ & 25.9 & $-$$ \\ \hline Q_3 & $-$$ & 26 & $-$$ \\ \hline $cate Charge$ & $V_{CS} = 10 \ Vdc$)$ & V_{SD} & $-$$ & 0.808 & 1.0 \\ \hline Q_1 & $-$$ & 25.9 & $-$$ \\ \hline Q_2 & $-$$ & 25.9 & $-$$ \\ \hline Q_3 & $-$$ & 26 & $-$ \\ \hline $cate Charge$ & $V_{CS} = 0 \ Vdc$, $V_{SS} = 0 \ Vdc$, V_{SD} & $-$$ & 0.808 & 1.0 \\ \hline Q_1 & $-$$ & 26 & $-$ \\ \hline Q_2 & $-$$ & 25.9 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_3 & $-$ & 26 & $-$ \\ \hline Q_4 & $-$ & 26 & $-$ \\ \hline Q_5 & $-$ & 0.808 & 1.0 \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ & 0.64 & $-$ \\ \hline Q_6 & $-$ & 0.64 & $-$ &$	ĺ	65	29	—	tr	$(V_{DD} = 500 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	Rise Time
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	ĺ	170	93	—	^t d(off)	$R_{G} = 9.1 \Omega$	Turn–Off Delay Time
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ĺ	95	43	—	tf		Fall Time
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	nC	100	66	—	QT		Gate Charge (See Figure 8)
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	ĺ	—	12.5	—	Q ₁	$(V_{DS} = 800 \text{ Vdc}, I_{D} = 6.0 \text{ Adc},$	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	ĺ	—	25.9	—	Q ₂	VGS = 10 Vdc)	
SOURCE-DRAIN DIODE CHARACTERISTICSForward On-Voltage (1) $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ VSD $ 0.808$ 0.64 1.0 $-$ Reverse Recovery Time (See Figure 14) $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{rr} $ 735$ $-$ Reverse Recovery Stored Charge $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_b $ 547$ $-$		_	26	—	Q ₃		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						TERISTICS	SOURCE-DRAIN DIODE CHARACT
Reverse Recovery Time (See Figure 14) $t_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/}\mu\text{s})$ t_{rr} -735 $ t_a$ $ t_a$ $ t_a$ $ t_B$ $ t_{rr}$ $-$ Reverse Recovery Stored Charge Q_{PP} $ 4.7$	Vdc	1.0	0.808 0.64	_	V _{SD}	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	Forward On–Voltage (1)
(See Figure 14) (I _S = 6.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/ μ s) ta - 188 - Reverse Recovery Stored Charge QPP - 4.7 -	ns	—	735	—	t _{rr}		Reverse Recovery Time (See Figure 14)
$\frac{dl_{S}/dt = 100 \text{ A}/\mu \text{s}}{D_{B}} \frac{t_{b}}{-} \frac{547 -}{4.7 -}$	ĺ		188	_	ta	$(I_{S} = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	
Reverse Recovery Stored Charge 4.7 –	ĺ		547		tb	dl _S /dt = 100 A/μs)	
	μC	—	4.7	_	Q _{RR}		Reverse Recovery Stored Charge
INTERNAL PACKAGE INDUCTANCE						E	INTERNAL PACKAGE INDUCTANC
Internal Drain Inductance LD - 4.5 - 4.5 -	nH	—	4.5	—	LD	25" from package to center of die)	Internal Drain Inductance (Measured from the drain lead 0.2
Internal Source Inductance LS - 13 - 13 -	nH		13	—	LS	0.25" from package to source bond pad)	Internal Source Inductance (Measured from the source lead (

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. (2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation

Figure 7b. High Voltage Capacitance Variation

MTW6N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor TO-247 With Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

Source-to-Drain Diode Recovery Time Comparable to a

Diode is Characterized for Use in Bridge Circuits IDSS and VDS(on) Specified at Elevated Temperature

Robust High Voltage TerminationAvalanche Energy Specified

Discrete Fast Recovery Diode

TMOS



CASE 340F-03, Style 1 TO-247AE

MTW7N80E

Motorola Preferred Device

TMOS POWER FET

7.0 AMPERES 800 VOLTS

RDS(on) = 1.0 OHM

B				
			Ŀ	
	Ğ			
		~		

Isolated Mounting Hole Reduces Mounting Hardware
 MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V _{DSS}	800	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	800	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	7.0 5.1 21	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.43	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} =100 Vdc, V _{GS} = 10 Vdc, I _L = 21 Apk, L = 3.0 mH, R _G = 25 Ω)	EAS	661	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.70 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTW7N80E

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			1			1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	800 —	 1,030		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 3.5 Adc)	R _{DS(on)}	—	0.87	1.0	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 7.0 \text{ Adc})$ ($I_D = 3.5 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		6.8 —	10 10.5	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 3.5 Adc)	9FS	4.0	7.63	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	3000	4160	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	244	490	
Reverse Transfer Capacitance	1 – 1.0 Wi 12)	C _{rss}	_	46	90	
SWITCHING CHARACTERISTICS (2	2)					1
Turn-On Delay Time		^t d(on)	—	20	40	ns
Rise Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 7.0 \text{ Adc},$	t _r	—	37	85	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vac},$ $R_{G} = 9.1 \Omega)$	^t d(off)	_	84	165	
Fall Time		t _f	_	49	105	
Gate Charge (See Figure 8)		QT	—	70	105	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 7.0 \text{ Adc},$	Q ₁	—	13	—	
		Q ₂	—	28	—	
		Q ₃	—	23	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					•
Forward On–Voltage (1)	$(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.817 0.7	1.14	Vdc
Reverse Recovery Time		t _{rr}	—	651	—	ns
(See Figure 14)	$(I_{S} = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a	_	164	—	
	dl _S /dt = 100 A/µs)	tb	—	487	_	
Reverse Recovery Stored Charge		Q _{RR}	_	4.78	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. (2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTW7N80E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTW7N80E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)			
Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	600	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	8.0 6.4 24	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.43	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 24 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	864	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.70 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MTW8N60E

Motorola Preferred Device

TMOS POWER FET 8.0 AMPERES 600 VOLTS RDS(on) = 0.55 OHM



CASE 340F-03, Style 1 TO-247AE



TMOS

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	600 —	 695		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$, T	-J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	R _{DS(on)}	—	0.46	0.55	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 8.0 \text{ Adc})$ ($I_D = 4.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		3.2 —	4.8 4.6	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 4.0 Adc)	9FS	4.0	8.5	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	2480	3470	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	247	346	1
Reverse Transfer Capacitance		C _{rss}	—	56	120	1
SWITCHING CHARACTERISTICS (2	2)					•
Turn–On Delay Time		^t d(on)	—	23.6	50	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_D = 8.0 \text{ Adc},$	t _r	—	37.6	70]
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	80	170	1
Fall Time		t _f	—	48	95	1
Gate Charge (See Figure 8)		QT	—	67	100	nC
	$(V_{DS} = 300 \text{ Vdc}, I_{D} = 8.0 \text{ Adc},$	Q ₁	—	17	—]
	v(3) = 10 v(0)	Q ₂	—	26	—]
		Q ₃	—	27	_	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS		-		-	-
Forward On–Voltage (1)	$(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.829 0.71	1.1	Vdc
Reverse Recovery Time		t _{rr}	_	381	_	ns
(See Figure 14)	$(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	225	—	1
	dl _S /dt = 100 A/µs)	tb	_	156	_	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	4.61	—	μC
INTERNAL PACKAGE INDUCTANC	E		•			
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7b. High Voltage Capacitance Variation

1000

Figure 7a. Capacitance Variation



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transient.

Source-to-Drain Diode Recovery Time Comparable to a

Diode is Characterized for Use in Bridge Circuits IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (To $= 25^{\circ}$ C unless otherwise noted)

Isolated Mounting Hole Reduces Mounting Hardware

Robust High Voltage TerminationAvalanche Energy Specified

Discrete Fast Recovery Diode

TMOS



TMOS POWER FET 10 AMPERES

MTW10N100E

Motorola Preferred Device

1000 VOLTS RDS(on) = 1.3 OHM

CASE 340F-03, Style 1 TO-247AE

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	1000	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D ID IDM	10 6.2 30	Adc Apk
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 10 Apk, L = 10 mH, R _G = 25Ω)	EAS	500	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.50 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MTW10N100E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)	V(BR)DSS	1000	 1,254		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	T _J = 125°C)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 5.0 Adc)	R _{DS(on)}	—	1.10	1.3	Ohm
Drain–Source On–Voltage (V_{GS} = (I_D = 10 Adc) (I_D = 5.0 Adc, T_J = 125°C)	10 Vdc)	VDS(on)		11 —	15 15.3	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 5.0 Adc)	9FS	8.0	10		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	3500	5600	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	264	530	1
Reverse Transfer Capacitance		C _{rss}	—	52	90	1
SWITCHING CHARACTERISTICS (2	2)					•
Turn–On Delay Time		^t d(on)	—	29	60	ns
Rise Time	$(V_{DD} = 500 \text{ Vdc}, I_{D} = 10 \text{ Adc},$	tr	—	57	120]
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	118	240	1
Fall Time		t _f	—	70	140	1
Gate Charge (See Figure 8)		QT	—	100	120	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 10 \text{ Adc},$	Q ₁	—	18.4	—]
		Q ₂	—	33	—]
		Q3	—	36.7	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS	-	-			-
Forward On–Voltage (1)	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.885 0.8	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	885	—	ns
(See Figure 14)	(I _S = 10 Adc, V _{GS} = 0 Vdc,	ta	—	220	—	1
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	—	667	—	1
Reverse Recovery Stored Charge		Q _{RR}	_	8.0	—	μC
INTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS



MTW10N100E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7b. High Voltage Capacitance Variation

Figure 7a. Capacitance Variation

MTW10N100E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™

Power Field Effect Transistor TO-247 with Isolated Mounting Hole N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Designed to Replace External Zener Transient Suppressor Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





CASE 340F-03, Style 1 TO-247AE

MTW14N50E

Motorola Preferred Device

TMOS POWER FET

14 AMPERES 500 VOLTS

RDS(on) = 0.40 OHM

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate-Source Voltage — Continuous	VGS	±20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	14 9.0 60	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.44	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING TJ = 25°C (V_DD = 50 Vdc, V_GS = 10 Vpk, IL = 14 Apk, L = 8.8 mH, RG = 25 Ω)	E _{AS}	860	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.7 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

4–1025

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

MTW14N50E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 V, I _D = 250 µAdc) Temperature Coefficient (Positive)		V _(BR) DSS	500	 520		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0)$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$		IDSS	_		250 1000	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		VGS(th)	2.0	3.2 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	(V _{GS} = 10 Vdc, I _D = 7.0 Adc)	R _{DS(on)}	_	0.32	0.40	Ohm
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 14 Adc) (I_D = 7.0 Adc, T _J = 125°C)	Vdc)	V _{DS(on)}			6.7 5.6	Vdc
Forward Transconductance (V _{DS} = 1	5 Vdc, I _D = 7.0 Adc)	9FS	5.0	—	—	mhos
DYNAMIC CHARACTERISTICS				•	•	
Input Capacitance		C _{iss}	—	2510	3510	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{OSS}	—	280	392	1
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	67	94	1
SWITCHING CHARACTERISTICS*+						
Turn–On Delay Time		^t d(on)	—	28	60	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 14 \text{ Adc},$	tr	—	80	160	
Turn–Off Delay Time	$R_G = 4.7 \Omega$)	^t d(off)	_	80	160	1
Fall Time		t _f	_	60	120	1
Gate Charge		QT	—	65	85	nC
	(V _{DS} = 400 Vdc, I _D = 14 Adc,	Q ₁	_	17	_	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	47	-	1
		Q3		34	—	1
SOURCE-DRAIN DIODE CHARACTE	RISTICS*			•		
Forward On–Voltage	$(I_{S} = 14 \text{ Adc}, V_{GS} = 0)$ $(I_{S} = 14 \text{ Adc}, V_{GS} = 0, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.0 0.9	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	_	390	-	ns
	(I _S = 14 Adc, V _{GS} = 0,	ta	_	245	-	
	$dI_{S}/dt = 100 \text{ A}/\mu \text{s}, \text{ V}_{GS} = 0)$	tb		145	-	1
Reverse Recovery Stored Charge		Q _{RR}		5.35	_	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		5.0	—	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		13	_	nH

*Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2%. † Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



Figure 3.On–Resistance versus Drain Current



Figure 4.On–Resistance versus Drain Current



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7a. Low Voltage Capacitance Variation The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 10) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7b. High Voltage Capacitance Variation



Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10µs. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

MTW14N50E



Figure 13. Thermal Response

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)			
Rating	Symbol	Value	
Drain–Source Voltage	VDSS	400	
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	
Gate–Source Voltage — Continuous — Non–Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	± 20 ± 40	
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p \leq 10 µs)	I _D I _D I _{DM}	16 9.0 56	
Total Power Dissipation Derate above 25°C	PD	180 1.4	
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C	EAS	870	

N

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

 $(V_{DD} = 100 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, I_{L} = 16 \text{ Apk}, L = 6.8 \text{ mH}, R_{G} = 25 \Omega)$

Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds

- Junction to Ambient

Thermal Resistance — Junction to Case



Motorola Preferred Device

TMOS POWER FET 16 AMPERES 400 VOLTS RDS(on) = 0.24 OHM



TMOS

 $R_{\theta JC}$

 $R_{\theta JA}$

ΤL

CASE 340F-03, Style 1 **TO-247AE**

0.70

40

260

Unit Vdc Vdc Vdc Vpk Adc

Apk Watts W/°C °C

mJ

°C/W

°C

MTW16N40E

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	e)	V(BR)DSS	400 —	 420		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 400 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 320 Vdc, V_{GS} = 0 Vdc, T	J = 125°C)	IDSS			0.25 1.0	mAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 8.0 Adc)	R _{DS(on)}	—	0.225	0.24	Ohm
Drain–Source On–Voltage (V_{GS} = $(I_D = 16 \text{ Adc})$ ($I_D = 8.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	I0 Vdc)	VDS(on)			4.8 4.3	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 8.0 Adc)	9FS	8.0	10	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	2570	3600	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	330	460	1
Reverse Transfer Capacitance		C _{rss}	—	82	164	1
SWITCHING CHARACTERISTICS (2	;)					
Turn–On Delay Time		^t d(on)	—	29	50	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 16 \text{ Adc},$	t _r	—	62	70	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	76	170	1
Fall Time		t _f	—	57	95	1
Gate Charge (See Figure 8)		QT	—	66	93	nC
	$(V_{DS} = 320 \text{ Vdc}, I_{D} = 16 \text{ Adc},$	Q ₁	—	17	—	1
		Q ₂	—	31	—	1
		Q ₃	—	30	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage (1)	$(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.0 0.9	1.6 —	Vdc
Reverse Recovery Time		t _{rr}	—	340	—	ns
(See Figure 9)	$(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	^t a	—	228	—	
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb	_	112	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	4.3	_	μC
INTERNAL PACKAGE INDUCTANC	E	L	I		I	1
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	—	5.0	_	nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

MTW16N40E

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

5000

4500 4000

3500 3000

2500 2000 1500

1000

500

0

10

C, CAPACITANCE (pF)

Ciss

Crss

 $V_{DS} = 0 V$

5

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $V_{GS} = 0 V$

 $T_1 = 25^{\circ}C$

Ciss

Coss

25

20

15

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7b. High Voltage Capacitance Variation

 $\sim V_{GS} \rightarrow V_{DS} \rightarrow$ GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

5

Crss

0



10

MTW16N40E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

Source-to-Drain Diode Recovery Time Comparable to a

IDSS and VDS(on) Specified at Elevated Temperature

Isolated Mounting Hole Reduces Mounting Hardware

TMOS



TO-247AE

TMOS POWER FET 20 AMPERES 500 VOLTS RDS(on) = 0.24 OHM

MTW20N50E

Motorola Preferred Device

CASE 340F-03, Style 1

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

· Diode is Characterized for Use in Bridge Circuits

 Robust High Voltage Termination Avalanche Energy Specified

Discrete Fast Recovery Diode

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D I _{DM}	20 14.1 60	Adc Apk
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 10 mH, R _G = 25Ω)	EAS	2000	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.50 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.
MTW20N50E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive)	V(BR)DSS	500 —	 583		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{ T}$	J = 125°C)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0	3.0 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 10 Adc)	R _{DS(on)}	—	0.20	0.24	Ohm
Drain–Source On–Voltage ($V_{GS} = (I_D = 20 \text{ Adc})$ ($I_D = 10 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	V _{DS(on)}		5.75 —	6.0 6.0	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 10 Adc)	9FS	11	16.2	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	3880	6950	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	452	920	
Reverse Transfer Capacitance	,	C _{rss}	—	96	140	1
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time		^t d(on)	—	29	55	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 20 \text{ Adc},$	t _r	—	90	165	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	97	190	1
Fall Time		t _f	—	84	170	1
Gate Charge (See Figure 8)		QT	_	100	132	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 20 \text{ Adc},$	Q ₁	—	20	—	
		Q ₂	—	44	—	1
		Q ₃	—	36	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS			-	-	
Forward On–Voltage (1)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.916 0.81	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	431	—	ns
(See Figure 14)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	272	_	1
	dl _S /dt = 100 A/µs)	tb	_	159	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	6.67	—	μC
INTERNAL PACKAGE INDUCTANC	E	L				•
Internal Drain Inductance (Measured from the drain lead 0.2	25" from package to center of die)	LD	_	5.0	_	nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 2. Transfer Characteristics







Figure 5. On–Resistance Variation with Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

C, CAPACITANCE (pF)

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTW20N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

Source-to-Drain Diode Recovery Time Comparable to a

Diode is Characterized for Use in Bridge Circuits IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Isolated Mounting Hole Reduces Mounting Hardware

Robust High Voltage TerminationAvalanche Energy Specified

Discrete Fast Recovery Diode

TMOS



TMOS POWER FET 24 AMPERES 400 VOLTS RDS(on) = 0.16 OHM

MTW24N40E

Motorola Preferred Device

CASE 340F-03, Style 1 TO-247AE

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	400	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	400	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	24 17.7 72	Adc Apk
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.50 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MTW24N40E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

OFF CHARACTERISTICS Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive Zero Gate Voltage Drain Current	3)	V(BR)DSS	400			
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive Zero Gate Voltage Drain Current)	V(BR)DSS	400			
Zero Gate Voltage Drain Current			—	 360	_	Vdc mV/°C
$(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{CS}$	ГJ = 125°С)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	= \pm 20 Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	re)	VGS(th)	2.0 —	 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 12 Adc)	R _{DS(on)}	—	0.13	0.16	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 24 \text{ Adc})$ ($I_D = 12 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)			4.5 4.3	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 12 Adc)	9FS	11	17		mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	—	4000	5600	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	530	740	1
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}		112	220	1
SWITCHING CHARACTERISTICS (2)					•
Turn–On Delay Time		^t d(on)	—	32	60	ns
Rise Time	$(V_{DD} 200 = Vdc, I_D = 24 Adc,$	tr	—	96	204	1
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	99	194	1
Fall Time		tf	_	92	186	1
Gate Charge (See Figure 8)		QT	_	98	160	nC
	$(V_{DS} = 320 \text{ Vdc}, I_{D} = 24 \text{ Adc},$	Q ₁	—	24	—	1
		Q ₂	—	38	—	1
		Q ₃	—	40	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 24 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 24 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}		0.94 0.9	1.5	Vdc
Reverse Recovery Time		t _{rr}	—	372	_	ns
(See Figure 14)	$(I_{S} = 24 \text{ Adc}, V_{CS} = 0 \text{ Vdc},$	ta	—	244	_	1
	$dI_S/dt = 100 \text{ A}/\mu s$)	tb	—	128	_	1
Reverse Recovery Stored Charge	1	Q _{RR}	—	5.3	_	μC
INTERNAL PACKAGE INDUCTANC	;E					-
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

25°C

6.0

15 V

40

50

6.5

7.0

– 55°C

5.5

Τı

5.0



TYPICAL ELECTRICAL CHARACTERISTICS



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

30



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

MTW24N40E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



MTW24N40E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™

Power Field Effect Transistor TO-247 with Isolated Mounting Hole N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.





MTW32N20E

TMOS POWER FET 32 AMPERES 200 VOLTS RDS(on) = 0.075 OHM



- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a
 Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Isolated Mounting Hole



CASE 340F-03, Style 1 TO-247AE

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	200	Vdc
Drain–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	200	Vdc
Gate-Source Voltage — Continuous	VGS	± 20	Vdc
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	32 19 128	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.44	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 50 Vdc, V _{GS} = 10 Vpk, I _L = 32 Apk, L = 1.58 mH, R _G = 25 Ω)	EAS	810	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	0.7 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

	()					
Chara	cteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 V, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	200 —	 247		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0)$ $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0, T_J = 12)$	5°C)	IDSS			250 1000	μAdc
Gate-Body Leakage Current (V_{GS} =	± 20 Vdc, V _{DS} = 0)	IGSS		—	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Temperature Coefficient (Negative)		VGS(th)	2.0	 8.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I _D = 16 Adc)	R _{DS(on)}		0.064	0.075	Ohm
Drain–Source On–Voltage (V _{GS} = 10 (I_D = 32 Adc) (I_D = 16 Adc, T _J = 125°C)	Vdc)	V _{DS(on)}			3.0 2.7	Vdc
Forward Transconductance ($V_{DS} = 1$	5 Vdc, I _D = 16 Adc)	9FS	12	—	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		3600	5000	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{oss}	_	130	250	1
Reverse Transfer Capacitance	, C _{rss}			690	1000	1
SWITCHING CHARACTERISTICS*†						
Turn–On Delay Time		^t d(on)	_	25	50	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 32 \text{ Adc},$	tr	_	120	240]
Turn–Off Delay Time	$R_{G} = 6.2 \Omega$	^t d(off)	_	75	150]
Fall Time		t _f	—	91	182]
Gate Charge		QT	_	85	120	nC
	(V _{DS} = 160 Vdc, I _D = 32 Adc,	Q ₁	_	12	—]
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	_	40	—]
		Q ₃	_	30	—	
SOURCE-DRAIN DIODE CHARACTE	RISTICS*	_		-	_	-
Forward On–Voltage	$(I_{S} = 32 \text{ Adc}, V_{GS} = 0)$ $(I_{S} = 16 \text{ Adc}, V_{GS} = 0, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	1.1 0.9	2.0	Vdc
Reverse Recovery Time		t _{rr}	_	280	_	ns
	$(I_{S} = 32 \text{ Adc}, V_{GS} = 0,$	ta	_	195	-	1
	$dI_S/dt = 100 A/\mu s$	tb		85	_	1
Reverse Recovery Stored Charge		Q _{RR}		2.94	—	μC
INTERNAL PACKAGE INDUCTANCE		•			•	
Internal Drain Inductance (Measured from the drain lead 0.25	" from package to center of die)	LD		5.0	—	nH
Internal Source Inductance (Measured from the source lead 0.2	25" from package to source bond pad)	LS		13	—	nH

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. † Switching characteristics are independent of operating junction temperature.

YPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(On)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by L di/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10µs. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.



Figure 13. Thermal Response

Designer's™ Data Sheet

TMOS E-FET ™ **Power Field Effect Transistor TO-247 with Isolated Mounting Hole** N–Channel Enhancement–Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.







CASE 340F-03, Style 1 TO-247AE

MTW32N25E

Motorola Preferred Device

TMOS POWER FET

R_{DS(on)} = 0.08 OHM

32 AMPERES **250 VOLTS**

Avalanche Energy Specified

- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	250	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	250	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p \leq 10 μ s)	I _D I _D I _{DM}	32 25 96	Adc Apk
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 3.0 mH, R _G = 25 Ω)	E _{AS}	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	0.50 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTW32N25E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	250 —	300 380		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = 250$ Vdc, $V_{GS} = 0$ Vdc, $T_{GS} = 0$	ГJ = 125°С)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 16 Adc)	R _{DS(on)}	—	0.07	0.08	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 32 \text{ Adc})$ ($I_D = 16 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	2.2 —	2.6 2.5	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 16 Adc)	9FS	11	20	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	3800	5350	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $	C _{OSS}	_	726	1020	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	183	370	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	31	60	ns
Rise Time	$(V_{DD}= 125 \text{ Vdc}, I_D = 32 \text{ Adc},$	tr	—	133	266	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	93	186	
Fall Time		t _f	—	108	216	
Gate Charge		QT	—	97	136	nC
(See Figure 8)	(V _{DS} = 200 Vdc, I _D = 32 Adc,	Q ₁	—	22	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	43	—	
		Q ₃	—	41	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	_	1.0 0.92	1.5 —	Vdc
Reverse Recovery Time		t _{rr}	—	312	—	ns
(See Figure 14)	(I _S = 32 Adc, V _{GS} = 0 Vdc,	ta	—	220	—]
	$dI_{S}/dt = 100 \text{ A}/\mu \text{s})$	t _b	—	93	—	1
Reverse Recovery Stored Charge		Q _{RR}	—	3.6	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

32

ID, DRAIN CURRENT (AMPS)

40

48

56

64

0.02

0

8

16

24



Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTW32N25E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet

TMOS E-FET [™] Power Field Effect Transistor TO-247 with Isolated Mounting Hole N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.





CASE 340F–03, Style 1 TO–247AE

MTW35N15E

Motorola Preferred Device

TMOS POWER FET

RDS(on) = 0.05 OHM

35 AMPERES 150 VOLTS

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)	-		
Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	150	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	150	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D IDM	35 26.9 105	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.45	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, I _L = 20 Apk, L = 3.0 mH, R _G = 25Ω)	EAS	600	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	0.70 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTW35N15E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		1		1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	150 —	 210		Vdc mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 150 Vdc, V_{GS} = 0 Vdc) (V_{DS} = 150 Vdc, V_{GS} = 0 Vdc, V_{GS}	ГJ = 125°С)	IDSS			10 100	μAdc
Gate-Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	/e)	V _{GS(th)}	2.0 —	 7.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance	e (V _{GS} = 10 Vdc, I _D = 17.5 Adc)	R _{DS(on)}		—	0.05	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 35 \text{ Adc})$ ($I_D = 17.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	1.45 —	1.8 1.7	Vdc
Forward Transconductance (V _{DS} =	= 10 Vdc, I _D = 17.5 Adc)	9FS	11	18	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		3600	5040	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $	C _{OSS}		855	1170	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	165	330	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)		28	56	ns
Rise Time	$(V_{DD} = 75 \text{ Vdc}, I_D = 35 \text{ Adc},$	tr		170	346	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)		90	180	
Fall Time		t _f		103	210	
Gate Charge		QT		98	137	nC
(See Figure 8)	(V _{DS} = 120 Vdc, I _D = 35 Adc,	Q ₁		19	—	
	$V_{GS} = 10 \text{ Vdc})$	Q ₂		49	—	
		Q ₃		40	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_{S} = 35 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 35 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.95 0.9	1.5 —	Vdc
Reverse Recovery Time		t _{rr}		200	—	ns
(See Figure 14)	(I _S = 35 Adc, V _{GS} = 0 Vdc,	ta	—	167	—]
	$dI_{S}/dt = 100 \text{ A}/\mu \text{s})$	t _b		32	—	1
Reverse Recovery Stored Charge]	Q _{RR}	—	1.63	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





 $T_{J} = 100^{\circ}C_{J}$

25°C

-55°C

40

50

60

70

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.09

0.08

0.07

0.06

0.05

0.04

0.03

0.02

0

 $V_{GS} = 10 V$

10

20



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

ID, DRAIN CURRENT (AMPS)

30



gure 5. On–Resistance variation wit Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ space

The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTW35N15E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet

TMOS E-FET [™] Power Field Effect Transistor TO-247 with Isolated Mounting Hole N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.



- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)



CASE 340F-03, Style 1 TO-247AE

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p $\leq 10 \ \mu$ s)	I _D I _D I _{DM}	45 34.6 135	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.44	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I _L = 45 Apk, L = 0.8 mH, R _G = 25 Ω)	EAS	810	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.70 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1



Motorola Preferred Device

TMOS POWER FET 45 AMPERES 100 VOLTS RDS(on) = 0.035 OHM

MTW45N10E

ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	9)	V(BR)DSS	100 —	 116		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	ГJ = 125°С)	IDSS			10 100	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20$ Vdc, V _{DS} = 0)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)				-		-
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	re)	V _{GS(th)}	2.0 —	 7.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistanc	e (V _{GS} = 10 Vdc, I _D = 22.5 Adc)	R _{DS(on)}	—	0.027	0.035	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 45 \text{ Adc})$ ($I_D = 22.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)		1.13	2.16 1.53	Vdc
Forward Transconductance (V _{DS} =	= 10 Vdc, I _D = 22.5 Adc)	9FS	12	_	_	mhos
DYNAMIC CHARACTERISTICS			I		I	1
Input Capacitance		C _{iss}	_	3480	5000	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $	C _{OSS}	_	1240	2000	
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	_	315	650	1
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	—	25	50	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 45 \text{ Adc},$	tr	—	234	470	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	83	170	
Fall Time		t _f	_	116	240	
Gate Charge		QT	_	106	220	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 45 Adc,	Q ₁	—	26	—	
	V _{GS} = 10 Vdc)	Q ₂	—	54	—	
		Q ₃	—	44	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	VSD	_	1.09 1.04	1.635 —	Vdc
Reverse Recovery Time		t _{rr}	—	166	—	ns
(See ⊢igure 14)	(I _S = 45 Adc, V _{GS} = 0 Vdc,	ta		118	—	
	dl _S /dt = 100 A/µs)	t _b	_	48	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	1.1	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS







Figure 2. Transfer Characteristics



RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)





Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTW45N10E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor** N–Channel Enhancement–Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





Motorola Preferred Device

TMOS POWER FET



CASE 340G-02, STYLE 1 TO-264

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	1000	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	1000	Vdc
Gate–to–Source Voltage — Continuous — Single Pulse (t _p ≤ 50 μs)	VGS VGSM	±20 ±40	Vdc Vpk
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	I _D I _D I _{DM}	14 8.7 49	Adc Apk
Total Power Dissipation Derate above 25°C	PD	300 2.4	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 14 Apk, L = 10 mH, R _G = 25 Ω)	E _{AS}	980	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.42 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MAXIMUM RATINGS (Tc = 25°C unless otherwise noted)
MTY14N100E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-				1
Drain-to-Source Breakdown Volta ($V_{GS} = 0$, $I_D = 0.250$ mAdc)	ge	V _(BR) DSS	1000	—	_	Vdc
Temperature Coefficient (Positive	e)		_	1.0		V/°C
Zero Gate Voltage Drain Current $(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 1000 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		DSS	_	_	10 100	μAdc
Gate–Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)		-			-	-
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 0.250$ mAdc) Threshold Temperature Coefficient	nt (Negative)	VGS(th)	2.0 —	3.3 9.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 7.0 Adc)		R _{DS(on)}	—	0.67	0.8	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 14 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 7.0 \ Adc, \ T_{C} \end{array}$	J = 125°C)	VDS(on)		12.3 —	13.4 11.8	Vdc
Forward Transconductance (VDS 2	2 15 Vdc, I _D = 7.0 Adc)	9FS	10	12	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	7230		pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	—	462		1
Reverse Transfer Capacitance		C _{rss}	_	61		1
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time	(V _{DD} = 500 Vdc, I _D = 14 Adc,	^t d(on)	—	49		ns
Rise Time		t _r	—	98]
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	132		
Fall Time		t _f	—	83		1
Gate Charge		QT	—	142		nC
(See Figure 8)	(V _{DS} = 500 Vdc, I _D = 14 Adc,	Q ₁	—	34	—]
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	46	—	1
		Q3	—	56	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 14 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 14 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1.36 1.26	1.5	Vdc
Reverse Recovery Time		t _{rr}		831	—	ns
(See Figure 14)	(Is = 14 Adc. VGs = 0 Vdc.	ta	_	364	_	1
	dl _S /dt = 100 A/µs)	tb	_	467	_	1
Reverse Recovery Stored Charge		Q _{RR}	_	15.3	—	μC
INTERNAL PACKAGE INDUCTANCE						•
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





Temperature



Figure 2. Transfer Characteristics



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7b. High Voltage Capacitance Variation

MTY14N100E



Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Diode is Characterized for Use in Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

IDSS and VDS(on) Specified at Elevated Temperature





CASE 340G-02, STYLE 1 TO-264

MTY16N80E

Motorola Preferred Device

TMOS POWER FET

16 AMPERES

800 VOLTS

RDS(on) = 0.50 OHM

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	800	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	800	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive ($t_p \le 10 \text{ ms}$)	VGS VGSM	±20 ±40	Vdc Vpk
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	I _D ID I _{DM}	16 11 55	Adc Apk
Total Power Dissipation Derate above 25°C	PD	300 2.4	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 100 Vdc, V_{GS} = 10 Vdc, Peak I _L = 16 Apk, L = 10 mH, R _G = 25 Ω)	EAS	1280	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.42 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTY16N80E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta ($V_{GS} = 0 Vdc, I_D = 250 \mu Adc$)	ge	V _(BR) DSS	800		_	Vdc
Temperature Coefficient (Positive	e)		_	570		mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, -$	$ (V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}) \\ (V_{DS} = 800 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C}) $		_ _	_ _	10 100	μAdc
Gate-Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	IGSS	_		100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Temperature Coefficient (Negativ	ve)	VGS(th)	2.0 —	3.0 9.0	4.0	Vdc mV/°C
Static Drain–to–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 8.0 Adc)		R _{DS(on)}	—	0.42	0.5	Ohm
$\label{eq:constraint} \begin{array}{ c c } \hline Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 16 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_{D} = 8.0 \ Adc, \ T_{A} \end{array}$	J = 125°C)	VDS(on)		7.3 —	9.4 8.4	Vdc
Forward Transconductance (VDS 2	2 15 Vdc, I _D = 8.0 Adc)	9FS	10	15	_	mhos
DYNAMIC CHARACTERISTICS		I				
Input Capacitance		C _{iss}	—	7220	10110	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	508	710	1
Reverse Transfer Capacitance		C _{rss}	—	65	130	1
SWITCHING CHARACTERISTICS (2)	-			-	-
Turn-On Delay Time	$(V_{DD} = 400 \text{ Vdc}, I_D = 16 \text{ Adc},$	^t d(on)	_	52	100	ns
Rise Time		tr	_	112	200	
Turn-Off Delay Time	$R_{G} = 4.7 \Omega)$	^t d(off)	—	122	240	
Fall Time		t _f	_	100	200	
Gate Charge		QT	_	146	200	nC
(See Figure 8)	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 16 \text{ Adc},$	Q ₁	_	39	—	
	V _{GS} = 10 Vdc)	Q ₂	_	48	—	
		Q3	_	53	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	VSD		0.9 0.79	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	995	—	ns
(See Figure 14)	$(I_{S} = 16 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	428	_	1
	$dl_{S}/dt = 100 A/\mu s$	tb	_	567	_	1
Reverse Recovery Stored Charge		Q _{RR}		20	_	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





T_J = 100°C

25⁶C

–55°C

16

ID, DRAIN CURRENT (AMPS)

24

RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.9

0.6

0.3

0

0

8

 $V_{GS} = 10 V$



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On–Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain–To–Source Leakage Current versus Voltage

MTY16N80E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance Variation

MTY16N80E



Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's™ Data Sheet TMOS E-FET ™ **Power Field Effect Transistor** N–Channel Enhancement–Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature



CASE 340G-02, Style 1 TO-264

MTY20N50E

Motorola Preferred Device

MAXIMUM RATINGS (1C = 25°C unless otherwise hoted)						
Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	VDSS	500	Vdc			
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	500	Vdc			
Gate–to–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 40	Vdc Vpk			
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	20 13.9 60	Adc Apk			
Total Power Dissipation Derate above 25°C	PD	250 2.0	Watts W/°C			
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C			
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V_{DD} = 100 Vdc, V_{GS} = 10 Vdc, I _L = 20 Apk, L = 10 mH, R _G = 25 Ω)	EAS	2000	mJ			
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	0.50 40	°C/W			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C			

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

MTY20N50E

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive)	V(BR)DSS	500 —	 583		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}$	Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$				10 100	μAdc
Gate–Body Leakage Current (VGS	$=\pm 20$ Vdc, V _{DS} = 0 Vdc)	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	3.0 7.0	4.0	Vdc mV/°C
Static Drain–to–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 10 Adc)		R _{DS(on)}	—	0.22	0.26	Ohm
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Voltage} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 20 Adc)} \\ \mbox{(V_{GS} = 10 Vdc, I_D = 10 Adc, T_J = 10 Adc$	= 125°C)	VDS(on)		4.75 —	6.2 6.5	Vdc
Forward Transconductance (V _{DS} =	13 Vdc, I _D = 10 Adc)	9FS	11	16.2	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}		3880	6980	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vac}, V_{GS} = 0 \text{ Vac}, f = 1.0 \text{ MHz})$	C _{OSS}	—	452	920	
Reverse Transfer Capacitance		C _{rss}	—	96	140	
SWITCHING CHARACTERISTICS (2	2)					-
Turn–On Delay Time		^t d(on)	—	29	60	ns
Rise Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 20 \text{ Adc}, V_{GS} = 10 \text{ Vdc}, R_G = 9.1 \Omega)$	tr	—	90	170	
Turn-Off Delay Time		^t d(off)	—	97	190	
Fall Time		t _f	—	84	170	
Gate Charge (See Figure 8)		QT	—	100	140	nC
	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 20 \text{ Adc},$ $V_{CS} = 10 \text{ Vdc})$	Q ₁	—	20	—	
		Q ₂	—	44	—	
		Q ₃	—	36	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS		-		-	-
Forward On–Voltage (1)	$(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		0.92 0.81	1.1	Vdc
Reverse Recovery Time		t _{rr}	—	431	—	ns
(See Figure 14)	$(1_{S} = 20 \text{ Adc. } V_{CS} = 0 \text{ Vdc.}$	ta	_	272	_	1
	dl _S /dt = 100 A/µs)	tb	_	159	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	6.67	_	μC
INTERNAL PACKAGE INDUCTANC	E		I	L	I	
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.2	tab to center of die) 25" from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0	0.25" from package to source bond pad)	LS	_	7.5	_	nH

(1) Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. (2) Switching characteristics are independent of operating junction temperature.

6.8

40

40 40 V_{GS} = 10 V $T_J = 25^{\circ}C$ $V_{DS} \ge 10 \text{ V}$ 9 V 32 I_D, DRAIN CURRENT (AMPS) 32 8\ D, DRAIN CURRENT (AMPS) v 6 V 24 24 16 16 100°C 5 V 25°C 8 8 -55°C Τı = 0 0 **L** 2.0 5.2 2.4 2.8 5.6 0 2 4 6 8 10 12 14 16 18 20 3.2 3.6 4.0 4.4 4.8 6.0 6.4 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) Figure 1. On–Region Characteristics **Figure 2. Transfer Characteristics** RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS) RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS) 0.34 0.6 V_{GS} = 10 V $T_I = 25^{\circ}C$ 0.5 T_J = 100°C 0.32 0.4 0.30 25°C 0.3 V_{GS} = 10 V 0.28 0.2 -55°C 0.26 15 V 0.1 0.24 0 0 4 8 12 16 20 24 28 32 36 40 0 4 8 12 16 20 24 28 32 36 ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) Figure 3. On–Resistance versus Drain Current Figure 4. On–Resistance versus Drain Current and Temperature and Gate Voltage 10000 2.4 RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) V_{GS} = 10 V $V_{GS} = 0 V$ I_D = 10 A $T_{I} = 125^{\circ}C$ 2.0 1000 100°C IDSS, LEAKAGE (nA) 1.6 1.2 100 0.8 10 25°C 0.4 0 1 50 - 25 25 50 75 100 150 200 250 300 350 400 450 - 50 0 125 150 0 100 500 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) TJ, JUNCTION TEMPERATURE (°C) Figure 5. On-Resistance Variation with Figure 6. Drain-To-Source Leakage Temperature **Current versus Voltage**

TYPICAL ELECTRICAL CHARACTERISTICS

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7a. Capacitance Variation



Figure 7b. High Voltage Capacitance-Variation

MTY20N50E



Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Gate Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

Avalanche Energy Specified

Diode is Characterized for Use in Bridge Circuits
IDSS and VDS(on) Specified at Elevated Temperature





TMOS POWER FET 25 AMPERES 600 VOLTS RDS(on) = 0.21 OHM



CASE 340G-02, STYLE 1 TO-264

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)						
Rating	Symbol	Value	Unit			
Drain–Source Voltage	V _{DSS}	600	Vdc			
Drain–Gate Voltage (R_{GS} = 1 M Ω)	VDGR	600	Vdc			
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk			
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Single Pulse (t _p ≤ 10 µs)	I _D I _{DM}	25 65	Adc Apk			
Total Power Dissipation Derate above 25°C	PD	300 2.38	Watts W/°C			
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C			
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 25 Apk, L = 10 mH, R _G = 25Ω)	EAS	3000	mJ			
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.42 40	°C/W			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C			

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MTY25N60E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \mu A$) Temperature Coefficient (Positive	9)	V(BR)DSS	600 —	 714		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$)	Zero Gate Voltage Drain Current $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$				10 200	μAdc
Gate–Body Leakage Current (VGS	$t = \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)		-		-	-	-
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	ent (Negative)	VGS(th)	2	7	4	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 12.5 Adc)		R _{DS(on)}	—	—	0.21	Ohm
Drain–Source On–Voltage (V _{GS} = $(I_D = 25 \text{ Adc})$ ($I_D = 12.5 \text{ Adc}, T_J = 125^{\circ}\text{C}$)	10 Vdc)	VDS(on)	_	5.2 —	6 7	Vdc
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 12.5 Adc)	9FS	18	—	_	mhos
DYNAMIC CHARACTERISTICS			L			
Input Capacitance		C _{iss}	—	7300	10220	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{OSS}	_	700	1100	1
Reverse Transfer Capacitance		C _{rss}	_	110	250	1
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time	(V _{DD} = 300 Vdc, I _D = 25 Adc,	^t d(on)	—	32	60	ns
Rise Time		t _r	—	90	175	1
Turn-Off Delay Time	$R_{G} = 4.7 \Omega$	^t d(off)	—	170	300	1
Fall Time		t _f	—	110	200	1
Gate Charge		QT	—	240	350	nC
(See Figure 8)	(V _{DS} = 480 Vdc, I _D = 25 Adc,	Q ₁	—	30	—	1
	$V_{GS} = 10 \text{ Vdc}$	Q ₂	_	110	—	1
		Q ₃	_	65	—	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 25 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 25 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	_	0.9 0.8	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	620	—	ns
(See Figure 14)	$(I_{S} = 25 \text{ Adc}, V_{CS} = 0 \text{ Vdc},$	ta	_	310	—	1
	$dl_S/dt = 100 \text{ A/}\mu\text{s}$	tb	_	310	—	1
Reverse Recovery Stored Charge	1	Q _{RR}		10.42	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0	25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.5

0.4

0.3

0.2

0.1

0

0

10



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature



Figure 5. On-Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage

15 V

30



Figure 6. Drain–To–Source Leakage **Current versus Voltage**

50

40

MTY25N60E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

VGG = the gate drive voltage, which varies from zero to VGG

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation

Figure 7b. High Voltage Capacitance Variation

MTY25N60E



Figure 8. Gate Charge versus Gate-to-Source Voltage

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



MTY30N50E

Motorola Preferred Device

TMOS POWER FET

30 AMPERES 500 VOLTS RDS(on) = 0.15 OHM

Avalanche Energy Specified

- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)



CASE 340G-02, STYLE 1 TO-264

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage (R_{GS} = 1 M Ω)	VDGR	500	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu$ s)	I _D IDM	30 80	Adc Apk
Total Power Dissipation Derate above 25°C	PD	300 2.38	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, Peak I _L = 30 Apk, L = 10 mH, R _G = 25Ω)	EAS	3000	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.42 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \mu A$) Temperature Coefficient (Positive)	V(BR)DSS	500 —	 566		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}C$)		IDSS			10 200	μAdc
Gate–Body Leakage Current (VGS	$= \pm 20 \text{ Vdc}, \text{ V}_{\text{DS}} = 0)$	IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficie	nt (Negative)	VGS(th)	2	 7	4	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 15 Adc)		R _{DS(on)}	_	_	0.15	Ohm
Drain–Source On–Voltage (V_{GS} = (I_D = 30 Adc) (I_D = 15 Adc, T_J = 125°C)	10 Vdc)	V _{DS(on)}		4.1	5 7	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 15 Adc)	9FS	17	_	—	mhos
DYNAMIC CHARACTERISTICS					L	
Input Capacitance		C _{iss}	—	7200	10080	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1 \text{ MHz})$	C _{OSS}	_	775	1200	1
Reverse Transfer Capacitance	(= 1 (vii)2)	C _{rss}		120	250	1
SWITCHING CHARACTERISTICS (2	2)					
Turn–On Delay Time	$(V_{DD} = 250 \text{ Vdc}, I_D = 30 \text{ Adc}, V_{GS} = 10 \text{ Vdc}, R_G = 4.7 \Omega)$	^t d(on)	—	32	60	ns
Rise Time		t _r	—	105	175]
Turn–Off Delay Time		^t d(off)	—	160	275	1
Fall Time		t _f	—	115	200	1
Gate Charge		QT	—	235	350	nC
(See Figure 8)	(V _{DS} = 400 Vdc, I _D = 30 Adc,	Q ₁	—	35	—	1
	$V_{GS} = 10 \text{ Vdc})$	Q ₂	—	110	—	1
		Q ₃	_	65	—	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	$(I_{S} = 30 \text{ Adc}, \text{ V}_{GS} = 0 \text{ Vdc})$ $(I_{S} = 30 \text{ Adc}, \text{ V}_{GS} = 0 \text{ Vdc}, \text{ T}_{J} = 125^{\circ}\text{C})$	V _{SD}		0.95 0.88	1.2 —	Vdc
Reverse Recovery Time		t _{rr}		485	_	ns
(See Figure 14)	$(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	312	_	1
	$dI_S/dt = 100 \text{ A}/\mu \text{s})$	tb		173	—	1
Reverse Recovery Stored Charge		Q _{RR}		8.2	_	μC
NTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the drain lead 0	25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

60 60 V_{GS} = 10 V Tj = 25°C $V_{DS} \ge 10 \text{ V}$ 50 50 I_D, DRAIN CURRENT (AMPS) I_D, DRAIN CURRENT (AMPS) 8 V 40 40 30 30 5 V 20 20 100°C Tj = -55°C 10 10 25°C 4 V 0 0 2 2.5 8 10 12 4.5 5 5.5 6.5 0 4 6 2 3 3.5 6 7 4 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 1. On–Region Characteristics Figure 2. Transfer Characteristics RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS) RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS) 0.35 0.17 T j = 25°C V_{GS} = 10 V 0.3 0.16 T_J = 100°C 0.25 0.15 0.2 V_{GS} = 10 V 25°C 0.15 0.14 5 V 0.1 -55°C 0.13 0.05 0 0.12 10 30 0 10 30 0 20 40 50 60 20 40 50 60 ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) Figure 3. On–Resistance versus Drain Current Figure 4. On–Resistance versus Drain Current and Temperature and Gate Voltage 2.5 10000 RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) = 125°C Τj V_{GS} = 10 V I_D = 15 A 2 1000 100°Ċ IDSS, LEAKAGE (nA) 1.5 100 $V_{GS} = 0 V$ 1 25°Ċ 10 0.5 0 1 -50 -25 0 25 50 75 100 125 150 0 100 200 300 400 500 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) TJ, JUNCTION TEMPERATURE (°C) Figure 5. On-Resistance Variation with Figure 6. Drain-To-Source Leakage Temperature **Current versus Voltage**

TYPICAL ELECTRICAL CHARACTERISTICS

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7a. Capacitance Variation

Figure 7b. High Voltage Capacitance

Variation



Figure 8. Gate Charge versus Gate-to-Source Voltage

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

Avalanche Energy Specified

Diode is Characterized for Use in Bridge Circuits
IDSS and VDS(on) Specified at Elevated Temperature





Motorola Preferred Device

TMOS POWER FET 55 AMPERES 200 VOLTS RDS(on) = 0.028 OHM



CASE 340G-02, STYLE 1 TO-264

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)	

Rating	Symbol	Value	Unit
Drain–Source Voltage	VDSS	200	Vdc
Drain–Gate Voltage (R_{GS} = 1 M Ω)	VDGR	200	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu s$)	I _D IDM	55 165	Adc Apk
Total Power Dissipation Derate above 25°C	PD	300 2.38	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, Peak I _L = 110 Apk, L = 0.3 mH, R _G = 25Ω)	EAS	3000	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.42 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value

MTY55N20E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFE CHARACTERISTICS		-,		-76		
Drain-Source Breakdown Voltage		V(DD)DCC				
$(V_{GS} = 0, I_D = 250 \ \mu\text{A})$ Temperature Coefficient (Positive)		*(BR)D35	200 —	 250	_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{L} = 125^{\circ}\text{C})$		IDSS	_	_	10 200	μAdc
Gate=Body eakage Current (Voc = +20 Vdc Voc = 0)					100	nAdc
Our body Learage outfill (VGS $-\pm 20$ Vdb, VDS $= 0$)		.033				
Gate Threshold Voltage		Vcc(th)				
$(V_{DS} = V_{GS}, I_D = 250 \mu \text{Adc})$ Threshold Temperature Coefficient (Negative)		*GS((II)	2	7	4	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 27.5 Adc)		R _{DS(on)}	—	—	0.028	Ohm
Drain–Source On–Voltage (V_{GS} = 10 Vdc) (I _D = 55 Adc) (I _D = 27.5 Adc, T _J = 125°C)		V _{DS(on)}		1.3 —	1.6 1.8	Vdc
Forward Transconductance (V _{DS} =	= 10 Vdc, I _D = 27.5 Adc)	9FS	30	37	_	mhos
DYNAMIC CHARACTERISTICS		_	1	1	L	1
Input Capacitance		C _{iss}	—	7200	10080	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1 \text{ MHz})$	C _{OSS}	_	1800	2520	1
Reverse Transfer Capacitance		C _{rss}	_	460	920	1
SWITCHING CHARACTERISTICS (2)					1
Turn-On Delay Time		t _{d(on)}	—	33	66	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_{D} = 55 \text{ Adc},$	t _r	—	200	400	1
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_G = 4.7 \Omega)$	td(off)	—	150	300	1
Fall Time		t _f	—	170	340	1
Gate Charge	(V _{DS} = 160 Vdc, I _D = 55 Adc, V _{GS} = 10 Vdc)	QT	—	245	343	nC
(See Figure 8)		Q ₁	—	33	—	-
		Q2	—	128	—	
		Q ₃	_	79	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS	1	I	1	I	ı
Forward On–Voltage	(I _S = 55 Adc, V _{GS} = 0 Vdc) (I _S = 55 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.75 1.1	1.2	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 55 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	—	310	—	ns
		ta	_	220	_	1
		tb	_	90	_	1
Reverse Recovery Stored Charge		Q _{RR}	—	4.6	_	μC
INTERNAL PACKAGE INDUCTANC	;E					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	—	13	—	nH
					-	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.





MTY55N20E

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation

MTY55N20E



Figure 8. Gate Charge versus Gate-to-Source Voltage

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Designer's[™] Data Sheet **TMOS E-FET**[™] **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

Avalanche Energy Specified

Diode is Characterized for Use in Bridge Circuits
IDSS and VDS(on) Specified at Elevated Temperature





Motorola Preferred Device

TMOS POWER FET 100 AMPERES 100 VOLTS RDS(on) = 0.011 OHM



CASE 340G-02, STYLE 1 TO-264

MAXIMUM RATINGS (T _C = 25° C unless otherwise noted)	GO	s s
Rating		Symbol
Drain–Source Voltage		Vnee

Rating		Value	Unit
Drain-Source Voltage		100	Vdc
Drain–Gate Voltage (R_{GS} = 1 M Ω)		100	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)		±20 ±40	Vdc Vpk
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Single Pulse ($t_p \le 10 \ \mu s$)	I _D IDM	100 300	Adc Apk
Total Power Dissipation Derate above 25°C	PD	300 2.38	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25° C (V _{DD} = 80 Vdc, V _{GS} = 10 Vdc, Peak I _L = 100 Apk, L = 0.1 mH, R _G = 25Ω)	EAS	250	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.42 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Т	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value
MTY100N10E

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \mu A$) Temperature Coefficient (Positive	9)	V(BR)DSS	100 —	— 115		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$,	IDSS			10 200	μAdc	
Gate-Body Leakage Current (VGS	IGSS	—	—	100	nAdc	
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficient	ent (Negative)	VGS(th)	2.0 —	 7	4	Vdc mV/°C
Static Drain–Source On–Resistance	$e (V_{GS} = 10 \text{ Vdc}, I_D = 50 \text{ Adc})$	R _{DS(on)}	_	—	0.011	Ohm
Drain–Source On–Voltage (V _{GS} = (I _D = 100 Adc) (I _D = 50 Adc, T _J = 125°C)	10 Vdc)	VDS(on)		1.0	1.2 1.0	Vdc
Forward Transconductance (V _{DS} =	= 6 Vdc, I _D = 50 Adc)	9FS	30	49	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	7600	10640	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1 \text{ MHz})$	C _{OSS}	—	3300	4620	1
Reverse Transfer Capacitance		C _{rss}	_	1200	2400	
SWITCHING CHARACTERISTICS (2)					
Turn–On Delay Time		^t d(on)	_	48	96	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_D = 100 \text{ Adc},$	t _r	—	490	980	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	186	372	
Fall Time		t _f	—	384	768	1
Gate Charge		QT	—	270	378	nC
(See Figure 8)	(V _{DS} = 80 Vdc, I _D = 100 Adc,	Q ₁	—	50	—	1
	$V_{GS} = 10$ Vdc)	Q ₂	_	150	—	
		Q ₃	_	118	—	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage	$(I_{S} = 100 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 100 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}		1 0.9	1.2	Vdc
Reverse Recovery Time		t _{rr}	_	145	—	ns
(See Figure 14)	(I _S = 100 Adc, V _{GS} = 0 Vdc,	ta	_	90	—	
	dl _S /dt = 100 A/µs)	tb		55	—	
Reverse Recovery Stored Charge		Q _{RR}		2.34	_	μC
INTERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		13		nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS





RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS)

0.018

0.016

0.014

0.012

0.01

0.008

0.006 0 V_{GS} = 10 V

50



Figure 2. Transfer Characteristics



Figure 3. On–Resistance versus Drain Current and Temperature

100

25°C



Figure 5. On-Resistance Variation with Temperature

Figure 4. On–Resistance versus Drain Current and Gate Voltage



Figure 6. Drain-To-Source Leakage **Current versus Voltage**

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

MTY100N10E



Figure 8. Gate Charge versus Gate-to-Source Voltage

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

À Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA





Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

Section Five

Surface Mount Package Information Tape and Reel Specifications

Table of Contents

	Page
Surface Mount Package Information	. 5–2
Power Dissipation for a Surface Mount Device	. 5–2
Solder Stencil Guidelines	. 5–3
Soldering Precautions	. 5–3
Typical Solder Heating Profile	. 5–4
Footprints for Soldering	. 5–5
Tape and Reel Specifications	. 5–6
Ordering Information	. 5–6
Embossed Tape and Reel Data	. 5–7

RECOMMENDED FOOTPRINTS FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad

geometry, the packages will self align when subjected to a solder reflow process.

POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain/collector pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet, P_D can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device. For example, for a SOT–223 device, P_D is calculated as follows.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{156^{\circ}C/W} = 800 \text{ milliwatts}$$

The 156°C/W for the SOT–223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 800 milliwatts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain/collector pad. By increasing the area of the drain/collector pad, the power dissipation can be increased. Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of $R_{\theta JA}$ versus drain pad area is shown in Figures 1, 2 and 3.

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad[™]. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.



Figure 1. Thermal Resistance versus Drain Pad Area for the SOT–223 Package (Typical)



Figure 2. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)



Area for the D²PAK Package (Typical)

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SOT–223, SO–8 and Micro8, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK, D²PAK and D³PAK packages. If a 1:1 opening is used to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 4 shows a typical stencil for the DPAK, D²PAK and D³PAK packages. The pattern of the opening in the stencil for the drain pad is not critical as long as

it allows approximately 50% of the pad to be covered with paste.





SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.
- The soldering temperature and time should not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used since the use of forced cooling will increase the temperature gradient and will result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

 * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D²PAK and D³PAK are not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 5 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the actual temperature that might be

experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/in-frared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



Footprints for Soldering













Tape and Reel Specifications

Embossed Tape and Reel is used to facilitate automatic pick and place equipment feed requirements. The tape is used as the shipping container for various products and requires a minimum of handling. The antistatic/conductive tape provides a secure cavity for the product when sealed with the "peel–back" cover tape.

- Two Reel Sizes Available (7" and 13")
- Used for Automatic Pick and Place Feed Systems
- Minimizes Product Handling
- EIA 481, -1, -2

- Micro8, SO-8 and SOT-223 in 12 mm Tape
- DPAK in 16 mm Tape
- D²PAK in 24 mm Tape
- D³PAK in 24 mm Tape

Use the standard device title and add the required suffix as listed in the option table on the following page. Note that the individual reels have a finite number of devices depending on the type of product contained in the tape. Also note the minimum lot size is one full reel for each line item, and orders are required to be in increments of the single reel quantity.



EMBOSSED TAPE AND REEL ORDERING INFORMATION

Package	Tape Width (mm)	Pitch mm (inch)	Reel Size mm (inch)	Devices Per Reel and Minimum Order Quantity	Device Suffix
DPAK	16	$8.0 \pm 0.1 \; (.315 \pm .004)$	330 (13)	2,500	T4
D ² PAK	24	$16.0 \pm 0.1 \; (.630 \pm .004)$	330 (13)	800	T4
D ³ PAK	24	$24.0 \pm 0.1 \; (.944 \pm .004)$	330 (13)	500	RL
SO–8	12 12	8.0 ± 0.1 (.315 ± .004)	178 (7) 330 (13)	500 2,500	R1 R2
SOT-223	12 12	8.0 ± 0.1 (.315 ± .004)	178 (7) 330 (13)	1,000 4,000	T1 T3
Micro8	12	$8.0 \pm 0.1~(.315 \pm .004)$	330 (13)	4000	R2

EMBOSSED TAPE AND REEL DATA FOR DISCRETES

CARRIER TAPE SPECIFICATIONS



DIMENSIONS

Tape Size	B ₁ Max	D	D ₁	E	F	к	Po	P ₂	R Min	T Max	W Max
12 mm	8.2 mm (.323″)	1.5 + 0.1 mm - 0.0	1.5 mm Min (.060″)	1.75±0.1 mm (.069±.004″)	5.5±0.05 mm (.217±.002")	6.4 mm Max (.252″)	4.0±0.1 mm (.157±.004")	2.0±0.1 mm (.079±.002″)	30 mm (1.18″)	0.6 mm (.024″)	12±.30 mm (.470±.012″)
16 mm	12.1 mm (.476″)	(.059 + .004" - 0.0)			7.5±0.10 mm (.295±.004")	7.9 mm Max (.311″)					16.3 mm (.642″)
24 mm	20.1 mm (.791″)				11.5±0.1 mm (.453±.004")	11.9 mm Max (.468″)					24.3 mm (.957″)

Metric dimensions govern — English are in parentheses for reference only.

NOTE 1: A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within .05 mm min. to .50 mm max., the component cannot rotate more than 10° within the determined cavity.

NOTE 2: Pitch information is contained in the Embossed Tape and Reel Ordering Information on pg. 5-6.



Size	A Max	G	T Max
12 mm	330 mm	12.4 mm + 2.0 mm, -0.0	18.4 mm
	(12.992″)	(.49" + .079", -0.00)	(.72″)
16 mm	360 mm	16.4 mm + 2.0 mm, -0.0	22.4 mm
	(14.173″)	(.646" + .078", -0.00)	(.882″)
24 mm	360 mm	24.4 mm + 2.0 mm, -0.0	30.4 mm
	(14.173″)	(.961" + .070", -0.00)	(1.197″)

Reel Dimensions

Metric Dimensions Govern — English are in parentheses for reference only

Section Six Package Outline Dimensions and Footprints



Package Outline Dimensions and Footprints



























Section Seven

Distributors and Sales Offices

MOTOROLA AUTHORIZED DISTRIBUTOR & WORLDWIDE SALES OFFICES NORTH AMERICAN DISTRIBUTORS

UNITED STATES

ALABAMA

Huntsville	
Arrow/Schweber Electronics	(205)837-6955
FAI	(205)837-9209
Future Electronics	(205)830-2322
Hamilton/Hallmark	(205)837-8700
Time Electronics	(205)837-9091
Wyle Electronics	(205)830-1119
ARIZONA	. (200)000 1110
Phoenix	
FAI	(602)731–4661
Future Electronics	(602)968–7140
Hamilton/Hallmark	. (602)414–3000
	(602)804-7000
Arrow/Schweber Electronics	(602)431-0030
Newark	(602)966-6340
PENSTOCK	(602)967–1620
Time Electronics 1-	-800-789-TIME
CALIFORNIA	
Agoura Hills	
Future Electronics	(818)865-0040
Time Electronics Corporate 1-	-800-789-TIME
Belmont Richardson Electronics	(115)502_0225
Calabassas	(413)332-3223
Arrow/Schweber Electronics	(818)880-9686
Wyle Electronics	(818)880-9000
Chatsworth	
Time Electronics 1-	-800-789-TIME
Costa Mesa	(714)790 4100
	(714)769-4100
Hamilton/Hallmark	(310)558–2000
Garden Grove	()
Newark	(714-893-4909
Irvine	
Arrow/Schweber Electronics	(714)587-0404
FAL	(714)753-4778
Wyle Laboratories Corporate	(714)753-9953
Wyle Electronics	(714)863–9953
Los Angeles	()
FAI	(818)879–1234
Wyle Electronics	(818)880–9000
Manhattan Beach	(240) 540,0050
Mountain View	(310)546-6953
Richardson Electronics	(415)960-6900
Newberry Park	(,,
PENSTÓCK	(805)375–6680
Palo Alto	(445)040 0000
	(415)812–6300
Newark	(909)784-1101
Rocklin	. (000)/01 1101
Hamilton/Hallmark	(916)632-4500
Sacramento	
FAI	(916)782-7882
Newark	(916)565-1760
	(910)038-5282
Arrow/Schweber Electronics	(619)565-4800
FAI	(619)623-2888
Future Electronics	(619)625-2800
Hamilton/Hallmark	(619)571–7540
Newark	. (619)453–8211
PENSTOCK	(619)623-9100
Wyle Electronics	(619)565–9171
San Jose Arrow/Schweber Electronics	(408)441_9700
Arrow/Schweber Electronics	(408)428-6400
	,,

FAI	(408)434–0369
Future Electronics	(408)434–1122
Santa Clara	
Wyle Electronics	(408)727–2500
Sierra Madre	
PENSTOCK	(818)355-6775
Sunnvvale	
Hamilton/Hallmark	(408)435-3500
PENSTOCK	(408)730-0300
Time Electronics 1-	-800-789-TIME
Thousand Oaka	000 703 11012
Nowork	(905)440 4490
	(005)449-1400
Time Fleetrenies	000 700 TIME
	-800-789-11IVIE
Tustin	000 700 TIME
Time Electronics	-800-789-11IVIE
Woodland Hills	(0.4.0) = 0.4.0.4.0.4
Hamilton/Hallmark	(818)594–0404
Richardson Electronics	(615)594–5600
COLORADO	
Lakewood	
FAI	(303)237-1400
Future Electronics	(303)232-2008
Denver	
Newark	(303)373-4540
Englewood	()
Arrow/Schweber Electronics	(303)799-0258
Hamilton/Hallmark	(303)790–1662
PENSTOCK	(303)700_7845
Time Electronice	(303)733-7043
	-000-709-111VIE
Inornton	(000) 457,0050
vvyle Electronics	(303)457-9953
CONNECTICUT	
Bloomfield	
Newark	(203)243–1731
Cheshire	
FAI	(203)250–1319
Future Electronics	(203)250-0083
Hamilton/Hallmark	(203)271-2844
Southbury	
Time Electronics 1-	-800–789–TIME
Wallingfort	
Arrow/Schweber Electronics	(203)265–7741
FLORIDA	
Altamonte Springs	
Future Electronics	(407)865-7900
Clearwater	()
FAI	(813)530-1665
Future Electronics	(813)530-1222
Dearfield Beach	(010)000 1222
Arrow/Schwobar Electronics	(205)//20 8200
Mula Electropica	(305) + 23 - 0200
	(303)420-0300
	(205) 420 0404
FAI	(305)428-9494
Future Electronics	(305)436–4043
Hamilton/Hallmark	(305)/8/_5/82
	(303)+0+-3+02
Newark	(305)486–1151
Newark	(305)486–1151 -800–789–TIME
Newark Time Electronics 1- Lake Mary	(305)484-3482 (305)486-1151 -800-789-TIME
Newark Time Electronics 1- Lake Mary Arrow/Schweber Electronics	(305)486–1151 -800–789–TIME (407)333–9300
Newark Time Electronics 1- Lake Mary Arrow/Schweber Electronics Largo/Tampa/St. Petersburg	(305)404-3402 (305)486-1151 -800-789-TIME (407)333-9300
Newark Time Electronics	(305)484-3402 (305)486-1151 -800-789-TIME (407)333-9300 (813)547-5000
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555
Newark	(305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555
Newark	(305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772
Newark	(305)486–1151 (305)486–1151 (305)486–1151 (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772
Newark	(305)486–1151 (305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772 (813)247–7556
Newark	(305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772 (813)247–7556
Newark	(305)486-1151 -800-789-TIME (407)333-9300 (813)547-5000 (813)287-1578 (813)576-3004 -800-789-TIME (407)865-9555 (904)668-7772 (813)247-7556 (407)657-2200
Newark	(305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772 (813)247–7556 (407)657–3300
Newark	(305)486–1151 -800–789–TIME (407)333–9300 (813)547–5000 (813)287–1578 (813)576–3004 -800–789–TIME (407)865–9555 (904)668–7772 (813)247–7556 (407)657–3300 (407)672–1114

Atlanta FAL	(404)447-4767
Time Electronics 1	-800-789-TIME
Wyle Electronics	(404)441–9045
Arrow/Schweber Electronics	(404)497–1300
Hamilton/Hallmark	(404)623–4400
Future Electronics	(770)441–7676
Newark	(770)448–1300
	(770)734–9990
IDAHO	(110)441-3043
Boise	(208)276 8080
	(208)370-8080
Addison	
Wyle Laboratories	(708)620–0969
Hamilton/Hallmark	(708)797–7322
Chicago	(700)042 0024
Newark Electronics Corp.	(708)843-0034 (312)784-5100
Hoffman Estates	(
Future Electronics	(708)882–1255
Arrow/Schweber Electronics	(708)250–0500
Richardson Electronics	(708)208–2401
	(708)934–3700
Newark	(708)310-8980
	-800-789-1IME
Indianapolis	<i>/</i>
Arrow/Schweber Electronics	(317)299–2071
FAI	(317)469–0441
Future Electronics	(317)469–0447
Newark	(317)259–0085
Time Electronics 1-	-800-789-TIME
Newark	(219)484-0766
DENOTOOK	
PENSIOCK	(219)432-1277
IOWA Codar Papide	(219)432–1277
IOWA Cedar Rapids Newark	(219)432–1277 (319)393–3800
IOWA Cedar Rapids Newark Time Electronics	(219)432–1277 (319)393–3800 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics 1- KANSAS Kansas City	(219)432–1277 (319)393–3800 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics 1- KANSAS Kansas City FAL	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800
IOWA Cedar Rapids Newark Time Electronics 1 KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542
IOWA Cedar Rapids Newark Time Electronics 1. KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900
IOWA Cedar Rapids Newark	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330
IOWA Cedar Rapids Newark Time Electronics 1 KANSAS Kansas City FAI Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)663–7900 (913)649–1531 (913)677–0777
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics 1	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330 (913)649–1531 (913)677–0727 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics 1 MARYLAND	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330 (913)649–1531 (913)677–0727 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics 1 MARYLAND Baltimore FAI	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics 1 MARYLAND Baltimore FAI Columbia Arrow/Schwabar Electronics	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)663–7900 (913)649–1531 (913)649–1531 (913)649–1531 (913)649–TIME (410)312–0833 (301)596–7900
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics FAI Columbia Arrow/Schweber Electronics Future Electronics	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)663–7900 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833 (301)596–7800 (410)290–0600
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics FAI Columbia Arrow/Schweber Electronics Future F	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)663–7900 (913)649–1531 (913)649–1531 (913)649–1531 (913)649–1531 (913)649–1531 (913)649–1533 (301)596–7800 (410)720–3400
IOWA Cedar Rapids Newark Time Electronics KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics Arrow/Schweber Electronics FAI Columbia Arrow/Schweber Electronics Hamilton/Hallmark Time Electronics	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)829–9330 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833 (301)596–7800 (410)290–0600 (410)720–3400 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics IOWA KANSAS Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics Arrow/Schweber Electronics Future Electronics Future Electronics Future Electronics Future Electronics Hamilton/Hallmark Time Electronics	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)629–9330 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833 (301)596–7800 (410)290–0600 (410)720–3400 -800–789–TIME
IOWA Cedar Rapids Newark Time Electronics IOWA Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics Arrow/Schweber Electronics FAI Columbia Arrow/Schweber Electronics Future Futur	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)629–9330 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833 (301)596–7800 (410)290–0600 (410)720–3400 -800–789–TIME (410)312–4844
IOWA Cedar Rapids Newark Time Electronics IOWA Kansas City FAI Lenexa Arrow/Schweber Electronics Hamilton/Hallmark Olathe PENSTOCK Overland Park Future Electronics Newark Time Electronics Newark Time Electronics FAI Columbia Arrow/Schweber Electronics Hamilton/Hallmark Time Electronics Hamiton/Hallmark	(219)432–1277 (319)393–3800 -800–789–TIME (913)381–6800 (913)541–9542 (913)663–7900 (913)649–1531 (913)649–1531 (913)649–1531 (913)677–0727 -800–789–TIME (410)312–0833 (301)596–7800 (410)290–0600 (410)290–3746 (410)212–3746

AUTHORIZED DISTRIBUTORS – continued

UNITED STATES – continued

MASSACHUSETTS

Boston	
Arrow/Schweber Electronics	(508)658-0900
FAI	(508)779–3111
Bolton	
Future Corporate	(508)779–3000
Burlington	
PENSTOCK	(617)229–9100
Wyle Electronics	(617)271–9953
Norwell	
Richardson Electronics	(617)871–5162
Peabody	
Time Electronics 1-	-800–789–TIME
Hamilton/Hallmark	(508)532–9893
Woburn	
Newark	(617)935–8350
MICHIGAN	
Detroit	(
FAI	(313)513–0015
Future Electronics	(616)698–6800
Grand Rapids	
Newark	(616)954–6700
Livonia	
Arrow/Schweber Electronics	(810)455–0850
Future Electronics	(313)261–5270
Hamilton/Hallmark	(313)416–5800
Time Electronics 1-	-800-789-TIME
Troy	
Newark	(810)583–2899
MINNESOTA	
Bloomington	
Wyle Electronics	(612)853–2280
Burnsville	
PENSTOCK	(612)882–7630
Eden Prairie	
Arrow/Schweber Electronics	(612)941–5280
FAL	(612)947-0909
	(-)
Future Electronics	(612)944–2200
Future Electronics	(612)944–2200 (612)881–2600
Future Electronics Hamilton/Hallmark1- Time Electronics1-	(612)944–2200 (612)881–2600 -800–789–TIME
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis	(612)944–2200 (612)881–2600 -800–789–TIME
Future Electronics Hamilton/Hallmark	(612)944–2200 (612)881–2600 -800–789–TIME (612)331–6350
Future Electronics Hamilton/Hallmark	(612)944–2200 (612)881–2600 -800–789–TIME (612)331–6350
Future Electronics	(612)944–2200 (612)881–2600 -800–789–TIME (612)331–6350 (314)291–5350
Future Electronics	(612)944–2200 (612)881–2600 -800–789–TIME (612)331–6350 (314)291–5350
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics FAI Newark	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics FAI Newark Time Electronics Nime Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark 1- Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics 1- Newark Time Electronics 1- NEW JERSEY	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)469-6805 (314)453-9400 (314)453-9400 -800-789-TIME
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark 1- Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Fal Newark Time Electronics Time Electronics Newark Time Electronics Arrow/Schweber Fal Newark Time Electronics Time Electronics Time Electronics Time Electronics Newark Time Electronics Mine Electronics Newark Time Electronics Newark Time Electronics Hamilton/Ha	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME
Future Electronics Hamilton/Hallmark Time Electronics Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Fall Newark Time Electronics 1- MISSOURI St. Louis Arrow/Schweber Electronics Fall Newark Time Electronics 1- NEW JERSEY Bridgewater PENSTOCK	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics Newark Time Electronics Newark Time Electronics PENSTOCK Cherry Hill	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Newark Time Electronics Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Nime Electronics 1- NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110
Future Electronics Hamilton/Hallmark Time Electronics Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics FAI Newark Time Electronics 1- MESSOURI St. Louis Arrow/Schweber Electronics FAI Newark Time Electronics 1- NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)453-9400 (314)453-9400 (314)453-9400 (908)575-9490 (609)424-0110 (908)937-6600
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600
Future Electronics Hamilton/Hallmark Time Electronics Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics Fail Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics FAI Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Fairfield FAI	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)567-6888 (314)469-6805 (314)4542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Newark Time Electronics Newark Time Electronics 1- NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Fal	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Nime Electronics 1- NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Tarifield FAI Marifton	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics FAI Newark Time Electronics Nime Electronics FAI Newark Time Electronics Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Long Island FAI Mariton Arrow/Schweber Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Arrow/Schweber Electronics FAI Newark Time Electronics FAI Newark Time Electronics 1- NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Time Electronics Martield FAI Martield FAI Martton Arrow/Schweber Electronics FAI	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)988-1500
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics Imme Electronics Imme Electronics Hamilton/Hallmark Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Fal Martton Arrow/Schweber Electronics FAI	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)4542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Fal Martton Arrow/Schweber Electronics Fal Hamilton/Hallmark	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics NEW JERSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Fal Hamilton Fal Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI FAI Martton Arrow/Schweber Electronics Future Electronics Future Electronics	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880
Future Electronics Hamilton/Hallmark Time Electronics Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics FAI Newark Time Electronics PenSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Marlton Arrow/Schweber Electronics Future Electronics Future Electronics Wyle Electronics	(a12)944-2200 (a12)841-2200 (a12)881-2600 -800-789-TIME (a12)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880 (201)227-7880 (201)882-8358
Future Electronics	(612)944-2200 (612)881-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)567-6888 (314)469-6805 (314)542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880 (201)882-8358
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics Imme Electronics Newark Time Electronics Newark Time Electronics Arrow/Schweber Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Faifield FAI FAI Marlton Arrow/Schweber Electronics Fal Future Electronics Wyle Electronics Wyle Electronics Wyle Electronics	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)452-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880 (201)227-7880 (201)229-0400
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics Future Electronics Newark Time Electronics Newark Time Electronics PARSEY Bridgewater PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI FAI Long Island FAI Future Electronics Future Electronics Fal Strow/Schweber Electronics FAI Future Electronics Pinebrook Arrow/Schweber Electronics Wyle Electronics Wyle Electronics Hamilton/Hallmark	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880 (201)227-7880 (201)229-0400 (201)515-1641
Future Electronics Hamilton/Hallmark Time Electronics 1- Minneapolis Newark Earth City Hamilton/Hallmark MISSOURI St. Louis Arrow/Schweber Electronics Future Electronics FAI Newark Time Electronics Newark Time Electronics PENSTOCK Cherry Hill Hamilton/Hallmark East Brunswick Newark Fairfield FAI Arrow/Schweber Electronics Future Electronics Future Electronics Pinebrook Arrow/Schweber Electronics Wyle Electronics Hamilton/Hallmark	(612)944-2200 (612)841-2600 -800-789-TIME (612)331-6350 (314)291-5350 (314)291-5350 (314)469-6805 (314)469-6805 (314)4542-9922 (314)453-9400 -800-789-TIME (908)575-9490 (609)424-0110 (908)937-6600 (201)331-1133 (516)348-3700 (609)596-8000 (609)596-8000 (609)596-4080 (201)227-7880 (201)227-7880 (201)227-7880 (201)822-8358 (201)299-0400 (201)515-1641

NEW MEXICO Albuquerque

Alliance Electronics	(505)292-3360
Hamilton/Hallmark	(505)828–1058
Newark	(505)828–1878
NEW YORK	
Bohemia	
Newark	(516)567–4200
Hauppauge	
Arrow/Schweber Electronics	(516)231–1000
Future Electronics	(516)234–4000
Hamilton/Hallmark	(516)434–7400
PENSTOCK	(516)724–9580
Konkoma	
Hamilton/Hallmark	(516)737–0600
Melville	
Wyle Laboratories	(516)293–8446
Pittsford	
Newark	(716)381–4244
Rochester	
Arrow/Schweber Electronics	(716)427–0300
Future Electronics	(716)387–9550
FAI	(716)387-9600
Hamilton/Hallmark	(716)272-2740
Richardson Electronics	(716)264-1100
Time Electronics 1-	-800-789-TIME
Rockville Centre	
Richardson Electronics	(516)872-4400
Svracuse	(0.0)012 1100
FAL	(315)451-4405
Future Electronics	(315)451-2371
Newark	(315)457-4873
Time Electronics 1-	-800-789-TIME
	-000-703-11WL
Charlotta	
FAI	(704)548-9503
Future Electronics	(704)547 - 1107
Richardson Electronics	(704)547 - 1107
	(704)546-9042
Raleign	
Arrow/Sobwoher Electronics	(010)076 2122
Arrow/Schweber Electronics	(919)876-3132
Arrow/Schweber Electronics	(919)876–3132 (919)876–0088
Arrow/Schweber Electronics FAI Future Electronics	(919)876-3132 (919)876-0088 (919)790-7111
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 -800–789–TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 -800–789–TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 -800–789–TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics OHIO Centerville Arrow/Schweber Electronics	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics OHIO Centerville Arrow/Schweber Electronics Cleveland	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics OHIO Centerville Arrow/Schweber Electronics Cleveland FAI	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1-	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Newark Time Electronics Cleveland FAI Newark Time Electronics 1- Columbus	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 -800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Cloumbus Newark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Clumbus Newark Time Electronics 1-	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 -800-789-TIME (614)326-0352 -800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Cloumbus Newark Time Electronics Newark Time Electronics Newark Time Electronics Time Electronics Arrow/Schweber Electronics Time Electronics Time Electronics Time Electronics	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1- Columbus Newark Time Electronics 1- Dayton FAI	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Time Electronics Fal Future Electronics Fal Future Electronics	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Time Electronics Future Electronics Future Electronics Future Electronics Hamilton/Hallmark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090 (513)439-6735
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Clumbus Newark Time Electronics Payton FAI Future Electronics Hamilton/Hallmark Newark Hamilton/Hallmark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 -800-789-TIME (614)326-0352 -800-789-TIME (513)427-6090 (513)426-0090 (513)426-0094
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Cloumbus Newark Time Electronics Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 -800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 -800-789-TIME (614)326-0352 -800-789-TIME (513)427-6090 (513)426-0090 (513)429-6093 (513)294-8980 -800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1- Columbus Newark Time Electronics 1- Dayton FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090 (513)426-0090 (513)429-48980 800-789-TIME
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)429–6398 (513)294–8980 800–789–TIME (216)449–6996
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Fal Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Solon	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090 (513)429-6996 800-789-TIME (216)449-6996
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Time Electronics Arrow/Schweber Electronics	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090 (513)426-0090 (513)428-8980 800-789-TIME (216)449-6996 (216)248-3990
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Arrow/Schweber Electronics	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)429–6996 (216)248–3990 (216)248–3990 (216)248–3100
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Clumbus Newark Time Electronics Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Solon Arrow/Schweber Electronics Hamilton/Hallmark Kure Electronics Arrow/Schweber Electronics Hamilton/Hallmark Kure Electronics Kure Electronics	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)426–0090 (513)428–0090 (513)429–8980 800–789–TIME (216)449–6996 (216)248–3990 (216)248–3990 (216)248–3990
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1- Columbus Newark Time Electronics 1- Dayton FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)429–6090 (513)429–6090 (513)429–8980 800–789–TIME (216)449–6996 (216)248–3990 (216)498–1100 (614)888–3313
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Fal Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark OKLAHOMA	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)429–6395 (513)294–8980 800–789–TIME (216)449–6996 (216)449–6996 (216)248–3990 (216)4988–1313
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Fal Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Solon Arrow/Schweber Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark OKLAHOMA Tulsa	(919)876-3132 (919)876-0088 (919)790-7111 (919)872-0712 (919)781-7677 800-789-TIME (513)435-5563 (216)446-0061 (216)391-9330 800-789-TIME (614)326-0352 800-789-TIME (513)427-6090 (513)426-0090 (513)429-6936 (513)294-8980 800-789-TIME (216)449-6996 (216)248-3990 (216)248-3910 (614)888-3313
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark Worthington Hamilton/Hallmark Worthington Hamilton/Hallmark Kusa FAI Future Electronics Hamilton/Hallmark Morthington Hamilton/Hallmark CokLAHOMA Tulsa FAI	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)427–6090 (513)426–0090 (513)429–6735 (513)294–8980 800–789–TIME (216)248–3990 (216)248–3990 (216)248–3990 (216)248–3313 (918)492–1500
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Cloumbus Newark Time Electronics Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark OKLAHOMA Tulsa FAI FAI Newark Newark Time Electronics Hamilton/Hallmark Newark Columbus Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Nothington Hamilton/Hallmark	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 -800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 -800–789–TIME (614)326–0352 -800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)428–0090 (513)294–8980 -800–789–TIME (216)248–3990 (216)248–3990 (216)248–3990 (216)248–3930 (216)449–6956 (216)248–3313 (918)492–1500 (918)459–6000
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1- Columbus Newark Time Electronics 1- Dayton FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark OKLAHOMA Tulsa FAI Hamilton/Hallmark Newark Hamilton/Hallmark Payset Newark	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)428–0090 (513)429–8980 800–789–TIME (216)449–6996 (216)449–6996 (216)449–6996 (216)448–3313 (918)492–1500 (918)459–6000 (918)459–6000
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics 1- OHIO Centerville Arrow/Schweber Electronics Cleveland FAI Newark Time Electronics 1- Columbus Newark Time Electronics 1- Dayton FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark OKLAHOMA Tulsa FAI Newark Newark Newark Columbus Columbus Columbus Newark Time Electronics Columbus Columbus Columbus Newark Newark Columbus Columbus Columbus Newark Columbus Newark Columbus Columbus Newark Columbus Columbus Newark Columbus	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)429–48980 800–789–TIME (216)449–6996 (216)449–6996 (216)449–6996 (216)4488–3313 (918)492–1500 (918)459–6000 (918)252–5070
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics Fal Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Future Electronics Future Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark Newark Borthington Hamilton/Hallmark Newark CokLAHOMA Tulsa FAI Hamilton/Hallmark Newark Newark Person to	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)429–48980 800–789–TIME (216)449–6996 (216)248–3990 (216)498–1100 (614)888–3313 (918)492–1500 (918)459–6000 (918)252–5070
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Worthington Hamilton/Hallmark Worthington Hamilton/Hallmark Newark Columbus Solon Arrow/Schweber Electronics Hamilton/Hallmark Newark Cothere Electronics Arrow/Schweber Electronics Hamilton/Hallmark Newark Cothere Electronics Beaverton Arrow Beaverton Arrow Setweber Electronics	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)429–6096 (216)248–3990 (216)248–3990 (216)248–3990 (216)248–31100 (614)888–3313 (918)492–1500 (918)252–5070
Arrow/Schweber Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Cleveland FAI Newark Time Electronics Columbus Newark Time Electronics FAI Future Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Hamilton/Hallmark Newark Time Electronics Arrow/Schweber Electronics Hamilton/Hallmark Northington Hamilton/Hallmark Newark Cotthington Hamilton/Hallmark Newark Cotthington Hamilton/Hallmark Newark Cotthington Hamilton/Hallmark Newark Cotthington Hamilton/Hallmark Newark Cotton	(919)876–3132 (919)876–0088 (919)790–7111 (919)872–0712 (919)781–7677 800–789–TIME (513)435–5563 (216)446–0061 (216)391–9330 800–789–TIME (614)326–0352 800–789–TIME (513)427–6090 (513)426–0090 (513)426–0090 (513)428–0090 (513)294–8980 (216)248–3990 (216)248–3990 (216)248–3990 (216)248–3990 (216)248–3990 (216)248–3910 (614)888–3313 (918)492–1500 (918)252–5070

Hamilton/Hallmark	(503)526-6200
Portland	(503)643-7900
FAI	(503)297–5020
Newark	(503)297–1984
PENSTOCK	(503)646–1670
Lime Electronics 1-	-800-789-11ME
Coatesville	
PENSTOCK	(610)383–9536
Newark	(215)654–1434
Mt. Laurel Wyle Electronics	. (609)439–9110
Montgomeryville Richardson Electronics	(215)628-0805
Philadelphia	()
Time Electronics 1-	-800-789-TIME
Wyle Electronics	. (609)439–9110
Arrow/Schweber Electronics	(412)963-6807
Newark	(412)788–4790
Time Electronics 1-	-800-789-TIME
TENNESSEE	
Franklin Richardson Electronics	(615)791-4900
Knoxville	
	(615)588–6493
Austin	
Arrow/Schweber Electronics	(512)835-4180
Future Electronics	(512)502-0991
FAI	(512)346-6426
Hamilton/Hallmark	(512)219–3700
Newark	(512)338-0287
PENSTOCK	(512)346–9762
Time Electronics 1-	-800-789-TIME
Wyle Electronics	(512)833–9953
Benbrook PENSTOCK	(817)249–0442
Caroliton Arrow/Schweber Electronics	(214)380–6464
Dallas	(0.1.1) 0.0.1 = 1.0.5
	(214)231-7195
	(214)437-2437
Hamilton/Hallmark	(214)553-4300
Diebordson Electronica	(214)400-2020
Time Electronics	(214)239-3000 -800-780-TIME
Wyle Electronics	(214)235_9953
El Paso	(211)200 0000
FAI	(915)577–9531
Allied Electronics	(817)336–5401
Arrow/Schweber Electronics	(713)647-6868
FAL	(713)952–7088
Future Electronics	(713)785–1155
Hamilton/Hallmark	(713)781–6100
Newark	(713)894-9334
Time Electronics 1-	-800-789-TIME
Wyle Electronics	(713)879-9953
Richardson	(214)470 0215
San Antonio	(214)479-9213
FAI	(210)738–3330
Salt Lake City	
Arrow/Schweber Electronics	(801)973–6913
FAI	(801)467–9696
	(801)467-4448
Hamilton/Hallmark	(801)266-2022
Newark	(801)261-5660
	(801)974–9953
Time Electronics	-800-780-711/
Whyle Electronics	(801)974–9953

AUTHORIZED DISTRIBUTORS – continued

UNITED STATES – continued

WASHINGTON

Bellevue	
Almac Electronics Corp	(206)643-9992
Newark	(206)641-9800
PENSTOCK	(206)454-2371
Richardson Electronics	(206)646-7224
Bothell	
Future Electronics	(206)489–3400
Redmond	
Hamilton/Hallmark	(206)882-7000
Time Electronics 1-	-800–789–TIME
Wyle Electronics	(206)881–1150
Seattle	
FAI	(206)485-6616
Wyle Electronics	(206)881-1150
WISCONSIN	
Brookfield	
Arrow/Schweber Electronics	(414)792-0150
Future Electronics	(414)879–0244
Wyle Electronics	(414)521–9333
Milwaukee	()
FAI	(414)792-9778
Time Electronics 1-	-800-789-TIME
New Berlin	
Hamilton/Hallmark	(414)780-7200
Wauwatosa	
Newark	(414)453–9100

AUSTRALIA

AVNET VSI Electronics (Australia) (61)2
878–1299
Veltek Australia Pty Ltd (61)3 9574–9300
AUSTRIA
EBV Austria (43) 1 8941774
Elbatex GmbH
Spoerle Austria (43) 1 31872700
BELGIUM
Diode Spoerle (32) 2 725 4660
EBV Belgium
CHINA
Advanced Electronics Ltd (852)2 305–3633
AVNET WKK Components Ltd. (852)2357-8888
China El. App. Corp. Xiamen Co
Nanco Electronics Supply Ltd
333–5121
Qing Cheng Enterprises Ltd. (852) 2 493–4202
DENMARK
Arrow Exatec (45) 44 927000
Avnet Nortec A/S (45) 44 880800
EBV Denmark (45) 39690511
ESTONIA
Arrow Field Eesti (372) 6503288
Avnet Baltronic (372) 6397000
FINLAND
Arrow Field OY (35) 807 775 71
Avnet Nortec OY (35) 806 13181
FRANCE
Arrow Electronique (33) 1 49 78 49 78
Avnet Components (33) 1 49 65 25 00
EBV France
Future Electronics (33)1 69821111
Newark (33)1–30954060
SEI/Scaib

CANADA

A	L	в	Е	R	21	A	١
	-		-				

Calgary	
Electro Sonic Inc.	(403)255-9550
FAI	(403)291-5333
BRITISH COLUMBIA	
Future Electronics	(403)250-5550
Hamilton/Hallmark	(800)663–5500
Edmonton	
FAI	(403)438–5888
Future Electronics	(403)438–2858
Hamilton/Hallmark	(800)663–5500
Saskatchewan	
Hamilton/Hallmark	(800)663–5500
Vancouver	
Arrow Electronics	(604)421–2333
Electro Sonic Inc.	(604)273–2911
FAI	(604)654–1050
Future Electronics	(604)294-1166
Hamilton/Hallmark	(604)420-4101
MANITOBA	
Winnipeg	
Electro Sonic Inc.	(204)783–3105
FAI	(204)786–3075
Future Electronics	(204)944–1446
Hamilton/Hallmark	(800)663–5500
ONTARIO	
Kanata	
PENSTOCK	(613)592–6088

INTERNATIONAL DISTRIBUTORS

GERMANY

/
EBV Elektronik GmbH (49) 89 99114–0
Future Electronics GmbH (49) 89–957 270
Jermyn GmbH (49) 6431–5080
Newark (49)2154–70011
Sasco Semiconductor (49) 89–46110
Spoerle Electronic
HOLLAND
EBV Holland (31) 3465 623 53
Diode Spoerle BV (31) 4054 5430
HONG KONG
AVNET WKK Components Ltd. (852)2 357-8888
Nanshing Clr. & Chem. Co. Ltd (852)2 333-5121
INDIA
Canyon Products Ltd (91) 80 558–7758
INDONESIA
P.T. Ometraco (62) 21 619–6166
ITALY
Avnet Adelsy SpA
EBV Italy
EBV Italy
EBV Italy
EBV Italy
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951
EBV Italy
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 81–3–3779–9053 81–3–3779–9053
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 Tokyo Electron Ltd. 81–3–5561–7254
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN (39) 2 66 12 51 MSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 Tokyo Electron Ltd. 81–3–5561–7254 KOREA 81–3–5561–7254
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 Tokyo Electron Ltd. 81–3–5561–7254 KOREA Jung Kwang Sa (82)2278–5333
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 Tokyo Electron Ltd. 81–3–5561–7254 KOREA Jung Kwang Sa (82)2278–5333 Lite–On Korea Ltd. (82)2858–3853
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3–3814–1411 Marubun Corporation 81–3–3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–5561–7254 KOREA Jung Kwang Sa (82)2278–5333 Lite–On Korea Ltd. (82)23772–6800
EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51 JAPAN AMSC Co., Ltd. 81–422–54–6800 Fuji Electronics Co., Ltd. 81–3-3814–1411 Marubun Corporation 81–3-3639–8951 Nippon Motorola Micro Elec. 81–3–3280–7300 OMRON Corporation 81–3–3779–9053 Tokyo Electron Ltd. 81–3–5561–7254 KOREA Jung Kwang Sa (82)2278–5333 Lite–On Korea Ltd. (82)23772–6800 NEW ZEALAND Image Salar

Mississauga PENSTOCK .

PENSTOCK	(905)403-0724
Ottawa	
Arrow Electronics	(613)226–6903
Electro Sonic Inc	(613)728–8333
FAI	(613)820-8244
Future Electronics	(613)820–8313
Hamilton/Hallmark	(613)226–1700
Toronto	
Arrow Electronics	(905)670-7769
Electro Sonic Inc.	(416)494–1666
FAI	(905)612–9888
Future Electronics	(905)612–9200
Hamilton/Hallmark	(905)564–6060
Newark	(905)670–2888
Richardson Electronics	(905)795–6300
QUEBEC	
Montreal	
Arrow Electronics	(514)421–7411
FAI	(514)694–8157
Future Electronics	(514)694–7710
Hamilton/Hallmark	(514)335–1000
Richardson Electronics	(514)748–1770
Quebec City	
Arrow Electronics	(418)687–4231

 FAI
 (418)682–5775

 Future Electronics
 (418)877–6666

NORWAY

Arrow Tahonic A/S (47)2237 8440
Avnet Nortec A/S Norway (47) 66 846210
PHILIPPINES
Alexan Commercial (63) 2241–9493
SINGAPORE
Future Electronics (65) 479–1300
Strong Pte. Ltd (65) 276–3996
Uraco Technologies Pte Ltd (65) 545–7811
SPAIN
Amitron Arrow (34) 1 304 30 40
EBV Spain (34) 1 804 32 56
Selco S.A
SWEDEN
Arrow–Th:s
Avnet Nortec AB (46) 8 629 14 00
SWITZERLAND
EBV Switzerland (41) 1 7456161
Elbatex AG (41) 56 4375111
Spoerle
S. AFRICA
Advanced (27) 11 4442333
Reuthec Components (27) 11 8233357
THAILAND
Shapiphat Ltd (66)2221–0432 or 2221–5384
TAIWAN
Avnet–Mercuries Co., Ltd (886)2 516–7303
Solomon Technology Corp (886)2 788-8989
Strong Electronics Co. Ltd (886)2 917–9917
UNITED KINGDOM
Arrow Electronics (UK) Ltd . (44) 1 234 270027
Avnet/Access (44) 1 462 488500
Future Electronics Ltd (44) 1 753 763000
Macro Marketing Ltd (44) 1 628 60600
Newark

MOTOROLA WORLDWIDE SALES OFFICES

UNITED STATES

	(005) 404 0000
	(205)464-6800
ALASKA	(800)635–8291
ARIZONA	(000)000 0050
	(602)302-8056
CALIFORNIA	(040)070 0000
	(818)878-6800
Irvine	(714)753–7360
Los Angeles	(818)878–6800
San Diego	(619)541–2163
Sunnyvale	(408)749-0510
COLORADO	
Denver	(303)337-3434
CONNECTICUT	
Wallingford	(203)949-4100
FLORIDA	
Clearwater	(813)524-4177
Maitland	(407)628-2636
Pompano Beach/Ft. Lauderdale	(305)351-6040
GEORGIA	(
Atlanta	(770)729-7100
IDAHO	()
Boise	(208)323-9413
	()
Chicago/Schaumburg	(847)413-2500
ΙΝΟΙΔΝΔ	(0.1.)
Indianapolis	(317)571-0400
Kokomo	(317)/55_5100
	(017)400 0100
Cedar Rapids	(319)378_0383
	(010)010 0000
Kansas City/Mission	(013)/151_8555
	(913)451–8555
Kansas City/Mission MARYLAND Columbia	(913)451-8555
Kansas City/Mission MARYLAND Columbia	(913)451-8555 (410)381-1570
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Matiborourab	(913)451-8555 (410)381-1570 (508)357-8200
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Wohum	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2116
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetocka	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932, 1500
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St Louin	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)375–7280
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)275–7380
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Exclified	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)275–7380 (201)988, 2400
Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield NEW YORK Exirport	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)275–7380 (201)808–2400 (746)425–4000
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield NEW JERSEY Fairfield NEW YORK Fairport Fisheit	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)275–7380 (201)808–2400 (716)425–4000
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield NEW YORK Fairport Fishkill	(913)451–8555 (410)381–1570 (508)357–8200 (617)932–9700 (810)347–6800 (800)392–2016 (612)932–1500 (314)275–7380 (201)808–2400 (716)425–4000 (914)896–0511
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield NEW YORK Fairport Fishkill Hauppauge	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (201)808-24000 (914)896-0511 (516)361-7000 (919)870-4355
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (216)425-4000 (914)896-0511 (516)361-7000 (919)870-4355
Kansas City/Mission Kansas City/Mission MARYLAND Columbia MASSACHUSETTS Marlborough Woburn MICHIGAN Detroit Literature MINNESOTA Minnetonka MISSOURI St. Louis NEW JERSEY Fairfield NEW JERSEY Fairfield NEW YORK Fairport Fishkill Hauppauge NORTH CAROLINA Raleigh OHIO Cleveland	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492 (513)438-6800
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (914)806-0511 (516)361-7000 (914)856-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492 (513)438-6800
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (914)896-0511 (516)361-7000 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492 (513)438-6800 (918)459-4565
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (716)425-4000 (914)896-0511 (516)361-7000 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492 (513)438-6800 (918)459-4565
Kansas City/Mission	(913)451-8555 (410)381-1570 (508)357-8200 (617)932-9700 (810)347-6800 (800)392-2016 (612)932-1500 (314)275-7380 (201)808-2400 (914)896-0511 (516)361-7000 (919)870-4355 (216)349-3100 (614)431-8492 (513)438-6800 (918)459-4565 (503)641-3681

Colmar Philadelphia/Horsham	(215)997–1020 (215)957–4100
TENNESSEE	(400)504 4044
	(423)364–4641
Austin	(512)502_2100
	(312)302-2100
	(713)251-0006
Plano	(214)516–5100
VIRGINIA	
Richmond	(804)285–2100
UTAH	
CSI Inc.	(801)572-4010
WASHINGTON	
Bellevue	(206)454-4160
Seattle Access	(206)622-9960
WISCONSIN	()
Milwaukee/Brookfield	(414)792–0122
Field Applications Engineering	a Available
Through All Sales Off	ices
Through All Gales Of	1000

CANADA

BRITISH COLUMBIA	(604)293-7650
ONTARIO	(00.)200 1000
Ottawa	(613)226-3491
Toronto	(416)497–8181
QUEBEC Montreal	(514)333–3300

INTERNATIONAL

A	JSI	RA	LIA	

Melbourne (61–3)98870711
Sydney (61-2)29661071
BRAZIL
Sao Paulo 55(11)815–4200
CHINA
Beijing
Guangzhou
Shanghai
Tianjin
DENMARK
Denmark (45) 43488393
FINLAND
Helsinki
car phone
FRANCE
Paris 33134 635900
GERMANY
Langenhagen/Hanover 49(511)786880
Munich
Nuremberg 49 911 96–3190
Sindelfingen 49 7031 79 710
Wiesbaden 49 611 973050
HONG KONG
Kwai Fong 852–2–610–6888
Tai Po 852–2–666–8333
Bangalore
ISRAEL
Herzlia

)1
33
11
00
)1
33
72
11
35
18
14
30
77
23
60
11
11
11 25
11 25
11 25 00
11 25 00 38
11 25)0 38
11 25 00 38 04
111 25 20 38 38 24
11 25 20 38 38 54
111 25 20 38 38 34 54
11 25 20 38 38 34 54
111 25 20 38 38 24 54 20 11
11 25 20 38 24 54 20 11 74
11 25 20 38 24 54 20 11 74
11 25 00 38 04 54 00 11 74 39
11 25 00 38 04 54 00 11 74 39
11 25 00 38 04 54 00 11 74 39
111 25 200 38 54 200 111 74 39

FULL LINE REPRESENTATIVES

CALIFORNIA, Loomis Galena Technology Group	(916)652-0268	
NEVADA, Reno		
Galena Tech. Group	(702)746-0642	
NEW MEXICO, Albuquerque		
S&S Technologies, Inc.	. (602)414–1100	
UTAH, Salt Lake City		
Utah Comp. Sales, Inc	(801)561-5099	
WASHINGTON, Spokane		
Doug Kenley	(509)924–2322	

HYBRID/MCM COMPONENT SUPPLIERS

Chip Supply	(407)298-7100
Elmo Semiconductor	(818)768-7400
Minco Technology Labs Inc	(512)834-2022
Semi Dice Inc	(310)594-4631

TMOS Power MOSFET Transistor Device Data

- **1** Alphanumeric Index of Part Numbers
- 2 Selector Guide
- Introduction to Power MOSFETs
 Basic Characteristics of Power MOSFETs
- 4 Data Sheets
- 5 Surface Mount Package Information and Tape and Reel Specifications
- 6 Package Outline Dimensions and Footprints
- 7 Distributors and Sales Offices



How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036, 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong, 852–26629298

