

## ARM Instruction Set Summary (ARM7, ARM7TDMI, ARM9, and ARM9E core)

Mnemonic	Operation	Description
<a href="#">ADC</a>	$Rd := Rn + Op2 + C$	Add with carry
<a href="#">ADD</a>	$Rd := Rn + Op2$	Add
<a href="#">AND</a>	$Rd := Rn \text{ AND } Op2$	AND
<a href="#">B</a>	$R15 := \text{address}$	Branch
<a href="#">BIC</a>	$Rd := Rn \text{ AND NOT } Op2$	Bit Clear
<a href="#">BKPT<sup>1</sup></a>	Enter debug state	Breakpoint
<a href="#">BL</a>	$R14 := \text{address of next instruction, } R15 := \text{address}$	Branch with Link
<a href="#">BLX<sup>1</sup></a>	$R14 := \text{address of next instruction}$ $R15 := Rm[31:1], \text{ change to Thumb if address bit 0 is 1}$	Branch with Link and Exchange
<a href="#">BX</a>	$R15 := Rn, \text{ change to Thumb if address bit 0 is 1}$	Branch and Exchange
<a href="#">CDP</a>	Coprocessor specific	Coprocessor Data Processing
<a href="#">CDP2<sup>1</sup></a>	Coprocessor specific	Alternative Data Operations
<a href="#">CLZ<sup>1</sup></a>	$Rd := \text{number of leading zeroes in } Rm$	Count Leading Zeroes
<a href="#">CMN</a>	$CPSR \text{ flags} := Rn + Op2$	Compare Negative
<a href="#">CMP</a>	$CPSR \text{ flags} := Rn - Op2$	Compare
<a href="#">EOR</a>	$Rd := Rn \text{ EOR } Op2$	Exclusive OR
<a href="#">LDC</a>	Coprocessor load	Load Coprocessor from Memory
<a href="#">LDC2<sup>1</sup></a>	Coprocessor specific	Alternative Loads
<a href="#">LDM</a>	Stack manipulation (Pop)	Load multiple Registers
<a href="#">LDR</a>	$Rd := [address][31:0]$	Load 32-bit word from memory.
<a href="#">LDRB</a>	$Rd := \text{ZeroExtend} ([address][7:0])$	Load register byte value to Memory.
<a href="#">LDRH</a>	$Rd := \text{ZeroExtend} ([address][15:0])$	Load register 16-bit halfword value to Memory.
<a href="#">LDRSB</a>	$Rd := \text{SignExtend} ([address][7:0])$	Load register signed byte value to Memory.
<a href="#">LDRSH</a>	$Rd := \text{SignExtend} ([address][15:0])$	Load register signed halfword from Memory.
<a href="#">LDRD<sup>1</sup></a>	$Rd := [address][31:0]$ $Rd+1 := [address+4][31:0]$	Load register pair <b>Rd</b> and <b>Rd+1</b>
<a href="#">MCR</a>	$cRn := rRn \{<op>cRm\}$	Move CPU register to coprocessor register
<a href="#">MCR2<sup>1</sup></a>	Coprocessor specific	Alternative move
<a href="#">MCRR<sup>1</sup></a>	Coprocessor specific	Two ARM register move
<a href="#">MLA</a>	$Rd := (Rm * Rs) + Rn$	Multiply Accumulate
<a href="#">MOV</a>	$Rd := Op2$	Move register or constant
<a href="#">MRC</a>	$Rn := cRn\{<op>cRm\}$	Move from coprocessor register to CPU register

<a href="#"><u>MRC2<sup>1</sup></u></a>	Coprocessor specific	Alternative move
<a href="#"><u>MRRC<sup>1</sup></u></a>	Coprocessor specific	Two ARM register move
<a href="#"><u>MRS</u></a>	$Rn := PSR$	Move PSR status flags to register
<a href="#"><u>MSR</u></a>	$PSR := Rm$	Move register to PSR status flags
<a href="#"><u>MUL</u></a>	$Rd := Rm * Rs$	Multiply
<a href="#"><u>MVN</u></a>	$Rd := NOT Rm$	Move inverted register or constant
<a href="#"><u>NOP<sup>1</sup></u></a>	None	No operation
<a href="#"><u>ORR</u></a>	$Rd := Rn OR Op2$	OR
<a href="#"><u>PLD<sup>1</sup></u></a>	Memory may prepare to load from address	Memory system hint
<a href="#"><u>QADD<sup>1</sup></u></a>	$Rd := SAT (Rm + Rn)$	Saturated add
<a href="#"><u>QDADD<sup>1</sup></u></a>	$Rd := SAT (Rm + SAT (Rn * 2))$	Saturated add double
<a href="#"><u>OSUB<sup>1</sup></u></a>	$Rd := SAT (Rm - Rn)$	Saturated subtract
<a href="#"><u>QDSUB<sup>1</sup></u></a>	$Rd := SAT (Rm - SAT (Rn * 2))$	Saturated subtract double
<a href="#"><u>RSB</u></a>	$Rd := Op2 - Rn$	Reverse Subtract
<a href="#"><u>RSC</u></a>	$Rd := Op2 - Rn - 1 + Carry$	Reverse Subtract with Carry
<a href="#"><u>SBC</u></a>	$Rd := Rn - Op2 - 1 + Carry$	Subtract with Carry
<a href="#"><u>SMULxy<sup>1</sup></u></a>	$Rd := Rm[x] * Rs[y]$	Saturating arithmetic
<a href="#"><u>SMULWv<sup>1</sup></u></a>	$Rd := (Rm * Rs[y])[47:16]$	Saturating arithmetic
<a href="#"><u>SMLAxy<sup>1</sup></u></a>	$Rd := Rn + Rm[x] * Rs[y]$	Saturating arithmetic
<a href="#"><u>SMLAWv<sup>1</sup></u></a>	$Rd := Rn + (Rm * Rs[y])[47:16]$	Saturating arithmetic
<a href="#"><u>SMLALxy<sup>1</sup></u></a>	$RdHi, RdLo := RdHi, RdLo + Rm[x] * Rs[y]$	Saturating arithmetic
<a href="#"><u>STC</u></a>	$address := CRn$	Store Coprocessor register to memory
<a href="#"><u>STC2<sup>1</sup></u></a>	Coprocessor specific	Alternative stores
<a href="#"><u>STM</u></a>	stack manipulation (Push)	Store Multiple
<a href="#"><u>STR</u></a>	$<address> := Rd$	Store register to memory
<a href="#"><u>STRB</u></a>	$[address][7:0] := Rd[7:0]$	Store register byte value to Memory.
<a href="#"><u>STRH</u></a>	$[address][15:0] := Rd[15:0]$	Store register 16-bit halfword value to Memory
<a href="#"><u>STRD<sup>1</sup></u></a>	$[address][31:0] := Rd$ $[address+4][31:0] := Rd+1$	Store register pair <b>Rd</b> and <b>Rd+1</b>
<a href="#"><u>SUB</u></a>	$Rd := Rn - Op2$	Subtract
<a href="#"><u>SWI</u></a>	OS call	Software Interrupt
<a href="#"><u>SWP</u></a>	$Rd := [Rn], [Rn] := Rm$	Swap register with memory word
<a href="#"><u>SWPB</u></a>	$Rd := ZeroExtended[Rn][7:0], [Rn][7:0] := Rm$	Swap register with memory byte
<a href="#"><u>TEQ</u></a>	$CPSR\ flags := Rn EOR Op2$	Test bitwise equality
<a href="#"><u>TST</u></a>	$CPSR\ flags := Rn AND Op2$	Test bits

 **Note:** <sup>1</sup> instruction only available in ARM9E devices only.