

ARM Instruction Set Summary (ARM7, ARM7TDMI, ARM9, and ARM9E core)

Mnemonic	Operation	Description
ADC	$Rd \leftarrow Rn + Op2 + C$	Add with carry
ADD	$Rd \leftarrow Rn + Op2$	Add
AND	$Rd \leftarrow Rn \text{ AND } Op2$	AND
B	$R15 \leftarrow \text{address}$	Branch
BIC	$Rd \leftarrow Rn \text{ AND NOT } Op2$	Bit Clear
BKPT ¹	Enter debug state	Breakpoint
BL	$R14 \leftarrow \text{address of next instruction, } R15 \text{ address}$	Branch with Link
BLX ¹	$R14 \leftarrow \text{address of next instruction}$ $R15 \leftarrow Rm[31:1], \text{ change to Thumb if addr bit 0 is 1}$	Branch with Link and Exchange
BX	$R15 \leftarrow Rn, \text{ change to Thumb if address bit 0 is 1}$	Branch and Exchange
CDP	Coprocessor specific	Coprocessor Data Processing
CDP2 ¹	Coprocessor specific	Alternative Data Operations
CLZ ¹	$Rd \leftarrow \text{number of leading zeroes in } Rm$	Count Leading Zeroes
CMN	$CPSR \text{ flags} \leftarrow Rn + Op2$	Compare Negative
CMP	$CPSR \text{ flags} \leftarrow Rn - Op2$	Compare
EOR	$Rd \leftarrow Rn \text{ EOR } Op2$	Exclusive OR
LDC	Coprocessor load	Load Coprocessor from Memory
LDC2 ¹	Coprocessor specific	Alternative Loads
LDM	Stack manipulation (Pop)	Load multiple Registers
LDR	$Rd \leftarrow [\text{address}][31:0]$	Load 32-bit word from memory.
LDRB	$Rd \leftarrow \text{ZeroExtend}([\text{address}][7:0])$	Load register byte value to Memory.
LDRH	$Rd \leftarrow \text{ZeroExtend}([\text{address}][15:0])$	Load register 16-bit halfword value to Memory.
LDRSB	$Rd \leftarrow \text{SignExtend}([\text{address}][7:0])$	Load register signed byte value to Memory.
LDRSH	$Rd \leftarrow \text{SignExtend}([\text{address}][15:0])$	Load register signed halfword from Memory.
LDRD ¹	$Rd \leftarrow [\text{address}][31:0] \quad Rd+1 \quad [\text{address}+4][31:0]$	Load register pair Rd and Rd+1
MCR	$cRn \leftarrow rRn \{<op>cRm\}$	Move CPU register to coprocessor register
MCR2 ¹	Coprocessor specific	Alternative move
MCRR ¹	Coprocessor specific	Two ARM register move
MLA	$Rd \leftarrow (Rm * Rs) + Rn$	Multiply Accumulate
MOV	$Rd \leftarrow Op2$	Move register or constant
MRC	$Rn \leftarrow cRn \{<op>cRm\}$	Move from coprocessor register to CPU register
MRC2 ¹	Coprocessor specific	Alternative move
MRRC ¹	Coprocessor specific	Two ARM register move
MRS	$Rn \leftarrow PSR$	Move PSR status flags to register
MSR	$PSR \leftarrow Rm$	Move register to PSR status flags
MUL	$Rd \leftarrow Rm * Rs$	Multiply
MVN	$Rd \leftarrow \text{NOT } Rm$	Move inverted register or constant
NOP ¹	None	No operation
ORR	$Rd \leftarrow Rn \text{ OR } Op2$	OR
PLD ¹	Memory may prepare to load from address	Memory system hint
QADD ¹	$Rd \leftarrow \text{SAT} (Rm + Rn)$	Saturated add
QDADD ¹	$Rd \leftarrow \text{SAT} (Rm + \text{SAT} (Rn * 2))$	Saturated add double

QSUB ¹	$Rd \leftarrow \text{SAT}(Rm - Rn)$	Saturated subtract
QDSUB ¹	$Rd \leftarrow \text{SAT}(Rm - \text{SAT}(Rn * 2))$	Saturated subtract double
RSB	$Rd \leftarrow Op2 - Rn$	Reverse Subtract
RSC	$Rd \leftarrow Op2 - Rn - 1 + \text{Carry}$	Reverse Subtract with Carry
SBC	$Rd \leftarrow Rn - Op2 - 1 + \text{Carry}$	Subtract with Carry
SMULxy ¹	$Rd \leftarrow Rm[x] * Rs[y]$	Saturating arithmetic
SMULWy ¹	$Rd \leftarrow (Rm * Rs[y])[47:16]$	Saturating arithmetic
SMLAxy ¹	$Rd \leftarrow Rn + Rm[x] * Rs[y]$	Saturating arithmetic
SMLAWy ¹	$Rd \leftarrow Rn + (Rm * Rs[y])[47:16]$	Saturating arithmetic
SMLALxy ¹	$RdHi, RdLo \leftarrow RdHi, RdLo + Rm[x] * Rs[y]$	Saturating arithmetic
STC	address \leftarrow CRn	Store Coprocessor register to memory
STC2 ¹	Coprocessor specific	Alternative stores
STM	stack manipulation (Push)	Store Multiple
STR	[address] \leftarrow Rd	Store register to memory
STRB	[address][7:0] \leftarrow Rd[7:0]	Store register byte value to Memory.
STRH	[address][15:0] \leftarrow Rd[15:0]	Store register 16-bit halfword value to Memory
STRD ¹	[address][31:0] \leftarrow Rd [address+4][31:0] Rd+1	Store register pair Rd and Rd+1
SUB	$Rd \leftarrow Rn - Op2$	Subtract
SWI	OS call	Software Interrupt
SWP	$Rd \leftarrow [Rn], [Rn] \leftarrow Rm$	Swap register with memory word
SWPB	$Rd \leftarrow \text{ZeroExtended}[Rn][7:0], [Rn][7:0] \leftarrow Rm$	Swap register with memory byte
TEQ	CPSR flags \leftarrow Rn EOR Op2	Test bitwise equality
TST	CPSR flags \leftarrow Rn AND Op2	Test bits

Note: ¹ instruction only available in ARM9E devices only.